

Automotive Fault-Protected CAN FD Transceiver with Signal Improvement Capability and Standby Mode

1. Descriptions

MCAN1462 is a member of the MCAN146x family of transceivers that provides CAN Signal Improvement Capability (SIC) function to significantly reduce signal ringing in a complex network. MCAN1462 can be viewed as a simple replacement for MCAN1044. It is pin compatible and is easily to replace MCAN1044 without any hardware and software changes. MCAN1462 family meets the ISO11898-2(2016) High Speed CAN (Controller Area Network) physical layer standard. All devices support CAN FD networks up to 10 Mbps (megabits per second). Devices with the "V" suffix part numbers have a secondary power supply input for I/O level shifting the input pin thresholds and RXD output level. These devices have a low power standby mode for remote wake request feature. Additionally, all devices incorporate protection features to enhance device and network robustness.

2. Application

- Automotive and Transportation
 - Body Electronics / Lighting
 - ADAS / Safety/ Infotainment applications

3. Features

- AEC-Q100 Grade 1
- Implements Signal Improvement Capability (SIC), as defined in CiA 601-4
- Meets the ISO 11898-2:2016 and ISO 11898-5:2007 physical layer standards
- Support classic CAN and CAN FD up to 10 Mbps
- Operating Mode: Normal mode and Standy mode
- Ideal passive behavior when unpowered
- I/O Voltage range supports 3.3 V and 5 V MCUs
- Protection features
 - Bus Fault protection: ±58 V
 - Under-voltage protection on V_{CC} and V_{IO}
 (V variants only) supply terminals
 - Driver dominant time out (TXD-DTO)
 - Data rates down to 4 kbps
- Thermal shutdown protection (TSD)
- Receiver common mode input voltage: ±30 V
- Typical loop delay: 110 ns
- Junction temperatures from –40°C to 150°C
- Available in SOP-8 package and leadless DFN3*3 package

4. Typical Application Diagram




Figure 1. Typical Application Diagram



5. Order Information

Part Number	Package Type	Package Qty	Eco Plan	MSL	VIO Function
MCAN1462XAB-Q1	SOP-8	4k/ reel	RoHS & Green	MSL-1	Not Support
MCAN1462VXAB-Q1	SOP-8	4k/ reel	RoHS & Green	MSL-1	Support
MCAN1462XDB-Q1	DFN3*3	3k/ reel	RoHS & Green	MSL-2	Not Support
MCAN1462VXDB-Q1	DFN3*3	3k/ reel	RoHS & Green	MSL-2	Support

6. Pin Configuration and Functions




Figure 2. Pin Function (top view)



Table 1. Pin Functions

	Pin			
Number	Name	'V' version Name	I/O	Description
1	TXD		Digital Input	CAN transmit data input
2	GND		GND	Ground
3	Vcc		Power	Transceiver 5-V supply voltage
4	RXD		Digital Output	CAN receive data output
5	NC	_	_	No Connect
5	_	Vio	Power	Transceiver I/O level shifting supply voltage (Devices with "V" suffix only)
6	CANL		Output	Low level CAN bus input/output line
7	CANH		Output	High level CAN bus input/output line
8	STB		Digital Input	Standby Mode control input (active high)
9	_	EP	GND	Exposed PAD, connect to GND to enhance the thermal performance



7. Specifications

7.1 Absolute Maximum Ratings

		MIN	MAX	UNIT
Vcc	5-V bus supply voltage range	-0.3	6	V
Vio	I/O Level Shifting Voltage Range	-0.3	6	V
V _{BUS}	CAN Bus I/O voltage range (CANH, CANL)	-58	58	V
V _(Diff)	Max differential voltage between CANH and CANL	-58	58	V
V _(Logic_Input)	Logic input terminal voltage range (TXD, STB)	-0.3	6	V
V(Logic_Output)	Logic output terminal voltage range (RXD)	-0.3	6	V
I _{O(RXD)}	RXD (Receiver) output current	-8	8	mA
TJ	Virtual junction temperature range	-40	150	°C
T _{STG}	Storage temperature range	-65	150	°C



7.2 ESD Ratings

				VALUE	UNIT
			On pins TXD, GND, VCC, RXD, VIO, STB	±6	kV
		Human body model (HBM), per AEC Q100- 002/ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	ESD Resistivity to GND, CANH, CANL	±5	kV
Vesd	Electrostatic		On any pin	±3	kV
	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾			kV
		IEC 61000-4-2 (150pF, 330Ω discharge circuit) ⁽³⁾	ESD Resistivity to GND, CANH, CANL with PESD2CANFD27L and ACT45B-2P-TL003	±30	kV

Notes:

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process
- (3) Testing performed by OEM-approved independent 3rd party, EMC report available upon request



7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
Vcc	5-V Bus Supply Voltage Range	4.5	5.5	X
Vio	I/O Level-Shifting Voltage Range	2.95	5.5	V
I _{OH(RXD)}	RXD terminal HIGH level output current	-4		(
I _{OL(RXD)}	RXD terminal LOW level output current		4	mA
Та	Operating temperature	-40	125	°C

7.4 Thermal Information

	The more I Martin	MCAI	LIMIT	
	Thermal Metric	SOP-8	DFN 3*3	UNIT
Reja	Junction-to-air thermal resistance	98	42	°C/W
R ₀ JC(TOP)	Junction-to-case (top) thermal resistance	43	10	°C/W
T _{TSD}	Thermal shutdown temperature	180	180	°C
T _{TSD_HYS}	Thermal shutdown hysteresis	20	20	°C



7.5 Electrical Characteristics

Over recommended operating conditions with T_A = -40°C to 125°C.

PA	RAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
	Normal mode	R_L = 60 Ω , STB = 0 V, TXD = 0 V, C_L = open, R_{CM} = open, see Figure 3.		40	70	mA
	(Dominant)	R_L = 50 Ω , STB = 0 V, TXD = 0 V, C_L = open, R_{CM} = open, see Figure 3.		44	80	mA
	Normal mode (Recessive)	R_L = 50 Ω , TXD = V_{IO} , STB = 0 V , C_L = open, R_{CM} = open, see Figure 3.	,0	2.6	8	mA
Icc	Standby mode	Devices with the "V" suffix (I/O level-shifting) $R_L = 50 \; \Omega, \; STB = V_{IO}, \; TXD = V_{IO},$ $C_L = open, \; R_{CM} = open, \; see \; Figure \; 3.$		0.5	2	μА
		Devices without the "V" suffix (5-V only) $R_L = 50 \; \Omega, \; TXD = V_{CC}, \; STB = V_{CC},$ $C_L = open, \; R_{CM} = open, \; see \; Figure \; 3.$		11.5	20	μА
	Normal mode (Dominant)	Devices with the "V" suffix (I/O level-shifting) TXD = 0 V, STB = 0 V, RXD floating.		105	200	μA
l _{IO}	Normal mode (Recessive)	Devices with the "V" suffix (I/O level-shifting) TXD = V _{IO} , STB = 0 V, RXD floating.		19	48	μΑ
St.	Standby mode	Devices with the "V" suffix (I/O level- shifting) $TXD = STB = V_{IO}, V_{CC} = 0 \text{ or } 5.5 \text{ V}.$		11	18	μA



Falling undervoltage detection on Vcc VHYS(UVVCC) Hysteresis voltage on UVvcc UVViio Undervoltage detection on Vio Devices with the "V" suffix (I/O level shifting) VHYS(UVVio) Hysteresis voltage on UVvio Turn of the transfer of th	UV _{vcc}	Rising undervoltage detection on V _{CC}			4.2	4.4	
VHYS(UVVCC) Hysteresis voltage on UVvcc 200 UVvio Undervoltage detection on Vio Devices with the "V" suffix (I/O level shifting) VHYS(UVVIO) Hysteresis voltage on UVvio 500	0.000		All devices	3.6	4.0		
VHYS(UVVIC) UVvic Undervoltage detection on Vio Devices with the "V" suffix (I/O level shifting) 1.4 2.85 VHYS(UVVIO) UVvio 1.4 2.85							
UVvio Undervoltage detection on Vio Devices with the "V" suffix (I/O level shifting) VHYS(UVVIO) UVvio 500 UVvio	VHYS(UVVCC)				200	C	
UVvio detection on Vio detection on Vio (I/O level shifting) Hysteresis voltage on UVvio (I/O level shifting) 500					60		
V _{HYS(UVVIO)} Hysteresis voltage on UVv _{IO} UVv _{IO} (I/O level shifting) 500	UV _{VIO}			1.4		2.85	
V _{HYS(UVVIO)} Hysteresis voltage on UV _{VIO} 500		detection on V _{IO})		
UVvio		Hysteresis voltage on	(I/O level shifting)				
	V _{HYS(UVVIO)}	UV _{VIO}		9	500		
			only p				



STB Terminal (Mode Select Input)

P	ARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
Vih	High-level input voltage	Devices with the "V" suffix (I/O level shifting)	0.7			Vio
VIH	High-level input voltage	Devices without the "V" suffix	0.7		C	Vcc
VIL	Low-level input voltage	Devices with the "V" suffix (I/O level shifting)		80	0.3	Vio
VIL	Low-level input voltage	Devices without the "V" suffix		>	0.3	Vcc
Ін	High-level input leakage current	STB = V _{CC} = V _{IO} = 5.5 V.	-2		2	μΑ
Iı∟	Low-level input leakage current	STB = 0 V, V _{CC} = V _{IO} = 5.5 V.	-20		-2	μА
I _{LKG(OFF)}	Unpowered leakage current	STB = 5.5 V, V _{CC} = V _{IO} = 0 V.	-1		1	μΑ



TXD Terminal (CAN transmit Data Input)

Low-level input voltage Devices without the "V" suffix $ \begin{array}{cccccccccccccccccccccccccccccccccc$	PAI	RAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNI
$\begin{tabular}{ll} High-level input voltage & Devices without the "V" suffix & 0.7 \\ \hline $U_{\rm LOW-level input}$ & Devices with the "V" suffix & 0.3 \\ \hline $U_{\rm LOW-level input}$ & Devices without the "V" suffix & 0.3 \\ \hline $U_{\rm LOW-level input}$ & Devices without the "V" suffix & 0.3 \\ \hline $U_{\rm IR}$ & High-level input current & TXD = V_{\rm CC} = V_{\rm IO} = 5.5 \ V. & -1 & 1 \\ \hline $U_{\rm IL}$ & Low-level input current & TXD = 0 \ V, \ V_{\rm CC} = V_{\rm IO} = 5.5 \ V. & -150 & -20 \\ \hline $U_{\rm LKG(OFF)}$ & Unpowered leakage current & TXD = 5.5 \ V, \ V_{\rm CC} = V_{\rm IO} = 0 \ V. & -1 & 1 \\ \hline $U_{\rm IR}$ & Input capacitance & 2 & 2 \\ \hline \end{tabular}$	Vih	-		0.7			Vi
Vil. Voltage (I/O level shifting) 0.3			Devices without the "V" suffix	0.7	6.0		Vc
Low-level input voltage Devices without the "V" suffix 0.3	Mu	•) \\\	0.3	Vie
IIH $IXD = V_{CC} = V_{IO} = 5.5 \text{ V}.$ -11IILLow-level input current $IXD = 0 \text{ V}, V_{CC} = V_{IO} = 5.5 \text{ V}.$ -150-20ILKG(OFF)Unpowered leakage current $IXD = 5.5 \text{ V}, V_{CC} = V_{IO} = 0 \text{ V}.$ -11CiInput capacitance2	VIL	•	Devices without the "V" suffix	die		0.3	Vc
TXD = 0 V, Vcc = Vio = 5.5 V. -150 -20	hн		$TXD = V_{CC} = V_{IO} = 5.5 \text{ V}.$	-1		1	μA
TXD = 5.5 V, V _{CC} = V _{IO} = 0 V. C _I Input capacitance 2	lıL		TXD = 0 V, $V_{CC} = V_{IO} = 5.5 \text{ V}.$	-150		-20	μΑ
	lkg(off)	_	TXD = 5.5 V , $V_{CC} = V_{IO} = 0 \text{ V}$.	-1		1	μA
	Cı	Input capacitance	0		2		pl
AKI CONFILORIN		X					<u> </u>



RXD Terminal (CAN Receive Data Output)

PA	RAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
Vон	High-level	Devices with the "V" suffix (I/O level shifting) $I_0 = -4$ mA, See Figure 6.	0.8		()	Vio
	output voltage	Devices without the "V" suffix $I_0 = -4$ mA, See Figure 6.	0.8	80	5	Vcc
VoL	Low-level	Devices with the "V" suffix (I/O level shifting) Io = +4 mA, See Figure 6.	2/68		0.2	Vıo
VOL	output voltage	Devices without the "V" suffix Io = +4 mA, See Figure 6.			0.2	Vcc
ILKG(OFF)	Unpowered leakage current	RXD = 5.5 V, V _{CC} = 0 V, V _{IO} = 0 V.	-1	0	1	μΑ



Driver Electrical Characteristics

PAR	AMETER	TEST CONDIT	IONS	MIN	TYP ⁽¹⁾	MAX	UNIT
Vo(dom)	Bus output voltage	STB = 0 V, TXD = 0 V, $45 \Omega \le R_L \le 65 \Omega$,	CANH	2.75		4.5	X
VO(DOM)	(Dominant)	C _L = open, R _{CM} = open, See Figure 4.	CANL	0.5	80	2.25	V
V _{O(REC)}	Bus output voltage	$TXD = V_{CC} \text{ or } V_{IO},$ $V_{IO} = V_{CC}, \text{ STB} = 0 \text{ V},$	CANH	2	0.5*V _{CC}	3	V
	(Recessive)	R_L = open, R_{CM} = open, See Figure 4.	CANL	2	0.5*Vcc	3	V
		STB = V _{IO} , R _L = open,	CANH	-0.1		0.1	٧
V _{O(STB)}	Bus output voltage	$R_{CM} = open,$	CANL	-0.1		0.1	٧
VO(STB)	(Standby mode)	See Figure 4.	CANH-CANL	-0.2		0.2	>
		STB = TXD = 0 V,45 $\Omega \le$ C _L = open, R _{CM} = open, S		1.4		3	V
Vod(dom)	Differential output	STB = TXD = 0 V, 50 $\Omega \le$ C _L = open, R _{CM} = open, S		1.5		3	>
	voltage (Dominant)	STB = TXD = 0 V, R_L = 22 C_L = open, R_{CM} = open, S		1.5		5	٧
C	Differential output	$TXD = V_{IO}$, $STB = 0 V$, R_L $C_L = open$, $R_{CM} = open$, S_L		-12		12	mV
Vod(rec)	voltage (Recessive)	$TXD = V_{IO}$, $STB = 0 V$, R_L		-50		50	mV
		C _L = open, R _{CM} = open, S	See Figure 4.				



	ı	T	I	1	T	
Vsym	Output symmetry (Dominant or Recessive)	$TXD = V_{IO}$, $STB = 0$ V, $R_L = 60$ Ω , $C_{split} = 4.7$ nF, $C_L =$ open, $R_{CM} =$ open, $TXD = 250$ kHz, 1 Mhz See Figure 4.	0.9		1.1	V/V
Vsym_dc	DC output symmetry	STB = 0 V, R_L = 60 Ω , C_L = open, R_{CM} = open, See Figure 4.	-0.4		0.4	V
los(ss_dom)	Short-circuit steady- state output current, dominant, Normal mode	STB = 0 V, V _{CANH} = -15 V to 40 V, CANL = open, TXD = 0 V, See Figure 4. STB = 0 V, V _{CANL} = -15 V to 40 V, CANH = open, TXD = 0 V, See Figure 4.	-115 -115	(O)	115	mA mA
los(ss_rec)	Short-circuit steady- state output current, recessive, Normal mode	STB = 0 V, -27 V \leq V _{BUS} \leq 32 V, V _{BUS} = V _{CANH} = V _{CANL} , TXD = V _{IO} .	-5		5	mA
RID(DOM)	Differential input resistance in dominant phase	TXD = 0, STB = 0V.		42		Ω
Rid(active_rec)	Differential input resistance in active recessive drive phase	Duration from TXD low-to-high edge to elapse of active recessive drive period		92		Ω



Receiver Electrical Characteristics

F	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
Vсм	Common mode range, Normal mode.	STB = 0 V.	-30		30	X
V _{IT+}	Positive-going input threshold voltage, Normal mode.	STB = 0 V, TXD = V _{IO} ,			900	mV
V _{IT} -	Negative-going input threshold voltage, Normal mode.	-30 V ≤ V _{CM} ≤ +30 V.	500			mV
V _{HYS}	Hysteresis voltage	STB = 0 V.	9)	120		mV
V _{CM} STB	Common mode range,	STB = V _{IO} , 2.95 V ≤ V _{IO} ≤ 5.5 V.	-12		12	>
- 66.2	Standby mode.	NO V _{IO} , STB = V _{CC} .	-12		12	٧
Vit(STB)	Input threshold voltage, Standby mode.	STB = Vcc or Vio.	400		1150	mV
	Receiver recessive voltage, Normal mode	-30V ≤ VCANH ≤ +30 V, -30V ≤ VCANL ≤ +30 V, STB = 0 V	-3		0.5	V
Vrec(rx)	Receiver recessive voltage, Standby mode	-12V ≤ VCANH ≤ +12 V, -12V ≤ VCANL ≤ +12 V, STB = Vcc or Vio.	-3		0.4	V
V _{DOM(RX)}	Receiver dominant voltage, Normal mode	-30V ≤ VCANH ≤ +30 V, -30V ≤ VCANL ≤ +30 V, STB = 0 V	0.9		9	V
	Receiver dominant voltage, Standby mode	-12V ≤ VCANH ≤ +12 V, -12V ≤ VCANL ≤ +12 V, STB = Vcc or Vio.	1.15		9	٧



	Power-off bus input leakage current	$V_{CANH} = V_{CANL} = 5 \text{ V},$ $V_{CC} = V_{IO} = 0 \text{ V}.$			4.8	
Cı	Input capacitance to ground (CANH or CANL) (3)	TXD = Vcc, Vio = Vcc.		27		
C _{ID}	Differential input capacitance (CANH to CANL) (3)	TXD = Vcc, Vio = Vcc.		13.5		
R _{ID}	Differential input resistance	STB = 0 V, TXD = V _{CC} = V _{IO} = 5 V,	40	80.	90	
R _{IN}	Input resistance (CANH or CANL)	-30 V ≤ V _{CM} ≤ 30 V.	20)	45	
RIN(M)	Input resistance matching	VCANH = VCANL = 5 V.	-1		+1	
		or				
	Confide					



Device Switching Characteristics

PA	RAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
tprop(loop1)	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	STB = 0 V, R_L = 60 Ω , C_L = 100 pF,		110	140	ns
tprop(loop2)	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	C _{L(RXD)} = 15 pF, See Figure 7.	al ec	110	140	ns
tмоde	Mode change time, from Normal to Standby or from Standby to Normal	See Figure 9.		12	30	μs
t _{wk_filter}	Filter time for valid wake up pattern	See Figure 13.	0.5		1.8	μs
twk_тімеоит	Wake up timeout value	See Figure 13.	0.8		6	ms
		X	0.8		6	m



Driver Electrical Characteristics

PA	ARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{рНR}	Propagation delay time, high TXD to driver recessive (Dominant to Recessive)			63	80	ns
t _{pLD}	Propagation delay time, low TXD to driver dominant (Recessive to Dominant)	STB = 0 V, R_L = 60 Ω , C_L = 100 pF, R_{CM} = open, See Figure 3, See Figure 4.	, ec	63	80	ns
t _{sk(p)}	Pulse skew (tphr - tpld)	(8)	0.	0.2	10	ns
t _R	Differential output signal rise time	, 6/		12	30	ns
t _F	Differential output signal fall time			12	40	ns
t _{тхр_рто}	Dominant timeout	STB = 0 V, TXD = 0 V, RL = 60 Ω , CL = open, See Figure 10.	2.6		3.8	ms



Receiver Switching Characteristic

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX
t _{pRH}	Propagation delay time, bus recessive input to high output (Dominant to Recessive)			45	110
t _P DL	Propagation delay time, bus dominant input to low output (Recessive to Dominant)	STB = 0 V, C _{L(RXD)} = 15 pF, See Figure 6, See Figure 7.	(8)	38	110
t _R	RXD Output signal rise time		00.	5	20
t _F	RXD Output signal fall time			5	25
	. 68				



Signal Improvement Timing Characteristics Characteristic

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
tsic_tx_base	Signal Improvement time TX-base	Time from rising edge of the TXD signal to the end of the signal improvement phase	230	340	530	ns
$\Delta t_{ ext{bit(Bus)}}$	Transmitted bit width variation		-10	808	10	ns
$\Delta t_{\text{bit}(\text{RXD})}$	Received bit width variation	STB = 0 V, RL= 60Ω, C _L =100pF	-30	·	15	ns
Δt_{REC}	Received timing symmetry	200	-20	-	15	ns



FD Timing Parameters

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
	Bit time on CAN bus output pins with $t_{BIT(TXD)} = 500 \text{ ns}$		490		510	ns
	Bit time on CAN bus output pins with $t_{BIT(TXD)} = 200 \text{ ns}$		190		210	ns
t віт(виѕ)	Bit time on CAN bus output pins with tbit(TXD) =125 ns ⁽³⁾		115		135	ns
	Bit time on CAN bus output pins with $t_{BIT(TXD)} = 100 \text{ ns}^{(3)}$	STB = 0 V, $R_L = 60 \Omega$,	90		110	ns
	Bit time on RXD output pins with $t_{BIT(TXD)} = 500 \text{ ns}$	C_L = 100 pF, $C_{L(RXD)}$ = 15 pF, See Figure 6.	470		520	ns
	Bit time on RXD output pins with $t_{BIT(TXD)} = 200 \text{ ns}$		170		220	ns
tbit(RXD)	Bit time on RXD output pins with tbit(TXD) = 125 ns ⁽³⁾		95		145	ns
	Bit time on RXD output pins with $t_{BIT(TXD)} = 100 \text{ ns}^{(3)}$		75		125	ns
21	Receiver timing symmetry with tbit(TXD) = 500 ns	$R_L = 60 \Omega$, $C_L = 100 pF$, $C_{L(RXD)} = 15 pF$,	-20		15	ns
Δtrec	Receiver timing symmetry with $t_{BIT(TXD)} = 200 \text{ ns}$	Δtrec = tbit(RXD) - tbit(Bus), See Figure 6.	-20		15	ns



	Receiver timing symmetry with $t_{BIT(TXD)} = 125 \text{ ns}^{(3)}$		-20	15	ns
	Receiver timing symmetry with $t_{BIT(TXD)} = 100 \text{ ns}^{(3)}$		-20	15	ns
Notes:					
		pply voltages of V_{CC} = 5 V and V_{IO} = 5 V, R_L = 60 Ω .			
		25 °C (unless otherwise noted).			
(3) Meas	ured during characterization an	d not an ISO 11898-2:2016 parameter.			
		High out of the	SILEC		

Notes:

- (1) All typical values are at 25 °C and supply voltages of V_{CC} = 5 V and V_{IO} = 5 V, R_L = 60 Ω .
- All parameters are measured at T_A = 25 °C (unless otherwise noted).
- Measured during characterization and not an ISO 11898-2:2016 parameter.



7.6 Parameter Measurement Information




Figure 3. Driver Test circuit




Figure 4. Driving characteristic measurement

A. The input pulse TXD is supplied by a generator with the following characteristics: $t_R \le 10$ ns, $t_F \le 10$ ns. The rising edge and the falling edge of the TXD should be as fast as possible.

B. C_L includes instrumentation and capacitance introduced by other CAN nodes.







Figure 5. Bus Logic State and Voltage Definitions






Figure 6. CAN FD Timing Parameter Measurement






Figure 7. T_{PROP(LOOP)} and Receiver Parameter Measurement




Figure 8. Driver Waveform and Parameter Measurement




Figure 9. t_{MODE} Measurement






Figure 10. TXD Dominant Timeout Parameter Measurement



8. Detailed Description

8.1 Overview

MCAN1462 family are the interface between CAN controller and physical layers, and are used to convert digital signals to differential signals. They are designed for data rates up to 10 Mbps for CAN FD and enhanced higher data rates in long and highly-loaded networks. These CAN transceivers meet the ISO11898-2(2016) physical layer standard and CiA 601-4 Singal Improvement capability (SIC). These devices are backward compatible for supporting classic and CAN FD network application. MCAN1462 with low electromagnetic emission and improved electromagnetic immunity, enhances the robustness in complex network. MCAN1462 is a stand-alone transceiver with Standby mode allowed for low current consumption. These devices provide several protection features to enhance device robustness in some abnormal situations.

Signal Improvement is added to minimize the signal ringing in the complex star topologies especially when the maximum data rate is achieved. Signal Improvement is done by forcing transmitter output impedance to be 100Ω during the active recessive phase. The device continues to strongly drive the bus recessive until $t_{SIC\ TX\ BASE}$ so that the dominant-to-recessive signal edge is clean at the sampling point.




Figure 11 CAN Network: Star topology



8.2 Functional Block Diagram




Figure 12. Function Block Diagram



8.3 Feature Description

8.3.1 **Normal Mode**

The CAN driver and receiver are fully operational, and CAN communication is bi-directional in Normal mode. The transmitter can convert digital data into differential data on the bus lines and the receiver converts the transmitter data on the bus lines into the digital data and outputs to pin RXD. The common-mode voltage on the bus lines is controlled internally.

8.3.2 **Standby Mode**

When there is no activity on the bus lines, transceiver can enter Standby mode to reduce the current consumption further by putting pin STB high. The bus lines are biased to ground to minimize the supply current in Standby mode. Transmitter cannot convert digital data into differential data on the bus lines and the highspeed receiver blocks are turned off to reduce supply current. The low-power receiver monitors the bus lines and is supplied by VIO even though the pin VCC is not supplied. In Standby mode, the pin RXD remains high until there are any activities occurring on the bus. When any activities exist on the bus, only the signals longer than tWK FILTER are reflected on pin RXD. Pin RXD goes low to signal a wake-up request when recognizes WUP signals, then MCU can push pin STB low to change MCAN1462 to Normal mode.

TXD Dominant Timeout (DTO) 8.3.3

During Normal mode, the TXD DTO circuit prevents the transceiver from driving bus lines permanently dominant and blocking Normal network communication in event of hardware or software failure. When TXD is held dominant longer than tTXD DTO, the DTO circuit would disable the CAN bus driver until a rising edge on TXD happens. This releases the bus lines to recessive state for communication between other nodes on the network during a TXD dominant timeout time. The TXD dominant time-out time also defines the minimum possible bit rate.

Internal Biasing of TXD and STB Input Pins 8.3.4

If TXD and STB are left floating, pins TXD and STB have internal pull-up resistors (to VIO) to ensure a defined state. It is helpful to minimize supply current in Standby mode.



8.3.5 Thermal Shutdown Protection (TSD)

MCAN1462 turns off the CAN driver circuits if the junction temperature exceeds the thermal shutdown temperature. The CAN bus lines will be recessive and block the TXD-to-Bus transmission path until the junction temperature drops at least below 160°C, which is the thermal shutdown temperature minus the thermal shutdown hysteresis. MCAN1462 minimizes the operating current by blocking the TXD-to-Bus path while keeping the Receiver-to-RXD path operational during TSD.

8.3.6 Undervoltage Detection on Pins V_{CC} and V_{IO}

MCAN1462 places the device in protected mode if VCC or VIO drops below the UVLO threshold. If VCC drops below the UVVCC, the transceiver enters the operation states shown on Table 3. If VIO drops below the **UVVIO**, the bus output is high impedance and the transceiver disengages from the bus until VIO recovered. This protects the bus during under-voltage detection at either VCC or VIO supply terminals.

8.3.7 Over Current Protection

During Normal mode, the over-current-protection (OCP) circuitry prevents MCAN1462 from damages by limiting the maximum working current when the CAN bus connects to the battery incorrectly. OCP circuitry limits the current flowing into MCAN1462 when an incorrect voltage is put on the CANH/CANL.

8.3.8 Unpowered Device


The device is designed to be ideal passive if it is unpowered. There is extremely low leakage current through the bus and the logic terminals when the unpowered device is connected to the CAN network. This is critical if some nodes of the network are unpowered while the rest of the network remains in operation. All terminals have extremely low leakage currents when the device is unpowered to avoid loading down other CAN nodes.

8.3.9 Wake Up Pattern (WUP) in Standby Mode

The MCAN1462 family uses a remote wake request feature to indicate to MCU that the bus is active, and to return to Normal mode from Standby mode. The devices use the multiple filtered dominant wake up pattern to wake up nodes under Standby mode. Once a WUP has been received, the RXD output follows the BUS signal with special pattern to indicate to the host controller that the node should return to Normal mode. The WUP contains a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. Bus signals that last less than tWK_FILTER(MIN) will be ignored. The WUP should finish within tWK_TIMEOUT, otherwise it is not a valid WUP. Bus signals that last more than tWK_FILTER(MIN) but less than tWK_FILTER(MAX) may not be viewed as a valid WUP. Bus signals that last more than tWK_FILTER(MAX) will always be detected as part of valid WUP. Once the full WUP has been detected, the device starts to drive the RXD output to follow the BUS signal with some special pattern. Once the first filtered dominant signal is received, the low-power receiver starts waiting for the filtered recessive signal and the other bus traffic lasted less than two filtered to monitor. After receiving the second dominant signal longer than



 t_{WK_FILTER} , the device will drive the RXD to be low for the remainder of any dominant signal. For an additional layer of robustness and to prevent MCAN1462 from false wake-ups, the device implements a wake-up timeout feature. In order to have a successful remote wake-up event, the entire WUP must be received within the timeout value $t \le t_{WK_TIMEOUT}$. If not, the internal logic is reset and the transceiver remains in current state without waking up.



8.4 Device Functional Modes

The device operates in two modes: Normal mode and Standby mode. A low level on pin STB selects Normal mode. Both the driver and receiver are enabled and RXD mirrors bus state when the device operates in Normal mode. A high level on pin STB selects Standby mode, during which both the driver and receiver are disabled with only the low-power receiver monitoring the bus line, and the RXD output is high (VIO provided). The low-power receiver and bus monitor circuits are enabled to allow for RXD wake-up requests. The bus voltage is biased to ground in Standby mode. Once the low power receiver detects the wake-up pattern, RXD pin is pulled down to indicate to MCU with RXD following the CAN bus with tWK_FILTER. The local controller should monitor RXD for transitions from high to low and reactivate the device to normal mode by pulling the STB pin low.

8.4.1 CAN Bus States

The CAN bus has two states during operation on the Normal mode: dominant and recessive. In the dominant bus state, CAN bus is driven differentially, corresponding to a logic low on TXD and RXD. In recessive state, the bus is biased to $V_{CC}/2$ via high-resistance internal input resistors R_{IN} , corresponding to a logic high on TXD and RXD. Low Power Standby mode is activated by setting STB terminal high and CAN bus is biased to ground via internal high resistance input resistors R_{IN} .






Figure 14. Bus Bias Unit and Receiver




Figure 15. Bus State and Bus Bias



Table 2. Performance with STB Control (Device with the V suffix)

STB	MODE DRIVER		DRIVER RECEIVER		RXD
LOW	Normal Mode	Enabled	Enabled	Vcc/2	Mirror Bus
HIGH	Standby Mode Disabled		Disabled	d	High
HIGH	Standby Mode	Disabled	Low Power Receiver is active	ground	High

Table 3. Under-voltage Lockout (Devices with the V suffix)

V _{cc}	V _{IO}	STATE	TRANSMITTER	RECEIVER	RXD
		STB=Low	Enable	High speed	Mirror Bus ⁽¹⁾
>UV _{VCC}	>UV _{VIO}	Normal	Enable	receiver	WillTor Bus
		STB=High Standby	Disable	Low power receiver (2)	Bus Wake RXD Request
.107	- 107	STB=Low Protected Mode	Disable	Disable	High
< UV _{vcc}	> UV _{VIO}	STB=High Standby	Disable	Low speed receiver	Bus Wake RXD Request
> UV _{VCC}	< UV _{VIO}	Protected Mode	Disable	Disable	High impedance
< UV _{VCC}	< UV _{VIO}	Protected Mode	Disable	Disable	High impedance

Notes:

- (1) Mirror bus state: logic low if CAN bus is dominant, logic high if CAN bus is recessive.
- (2) Low power receiver: receiver monitors the bus activity and accepts bus wake up request.



8.4.2 Driver and Receiver Function Tables

Table 4. Driver Function Table

DEVICE	CAN DIFFEREN	BUS STATE		
DEVICE	STB	TXD	BUSSIAIE	
		L	Dominant	
All Devices	L	H or Open	Recessive	
	H or Open	Х	High impedance	

Table 5. Receiver Function Table

DEVICE MODE	CAN DIFFERENTIAL INPUTS	BUS STATE	RXD TERMINAL
	$V_{ID} \ge V_{IT+(MAX)}$	Dominant	L
Normal	$V_{\text{IT-(MIN)}} \leq V_{\text{ID}} \leq V_{\text{IT+(MAX)}}$	Indetermined	Indetermined
	V _{ID} ≤V _{IT-(MIN)}	Recessive	Н



9. Application and Implementation

9.1 Application Information

The CAN transceivers with a host microprocessor are typically used in automotive and industrial applications. MCAN1462 can be configured for both 5V and 3.3V microprocessor applications. MCAN1462 is typically used in the following network shown on Figure 17, and the bus termination should be placed on the two far end.

9.2 Typical Applications




Figure 16. Typical CAN Bus Application

9.3 CAN Termination

The characteristic impedance of the twisted pair cable is required to be equal to the characteristic impedance of the line. The terminated resistors need to place at the both end of the cable to prevent signal reflections. Stubs should be kept as short as possible to reduce unnecessary signal reflections. In order to keep common-mode voltage stable, especially in the high ambient temperature environment, split termination should be used.




Figure 17. Termination



The family of transceivers are suitable for both 5-V only applications and 3.3 V application where devices with the V suffix are used for 3.3 V micro-controller.




Figure 18. Typical CAN Bus Application with 5V MCU




Figure 19. Typical CAN Bus Application with 3.3V MCU



10. Power Supply Recommendations

The devices are designed to operate from input supply voltage V_{CC} between 4.5 V and 5.5 V and I/O level shifting supply voltage V_{IO} between 2.95 V and 5.5 V. Both supply inputs should be regulated where a bulk capacitance should be placed near the pin V_{CC} and a bypass capacitor should place as close to the V_{IO} supply pin as possible. It helps reduce supply ripple and compensate for the parasitic capacitance and inductance on the designed PCB power plane. If the ripple on the supply pin is not acceptable, capacitor with greater capacitance should be adopted.

11. Layout

Reliable CAN bus design needs to use external transient protection device to protect the CAN device from suffering surge transients in the environment. Devices can deal with some ESD problems with the ESD protection inside. However, PCB design needs to consider higher levels of ESD immunity and external protection device such as TVS diodes needs to be used.

11.1 Layout Guidelines

- Place the protection circuitry as close to the bus connector as possible.
- Use supply and ground planes to provide low inductance.
- Bypass capacitors should place as close to V_{CC} as possible.
- Split termination is recommended to reduce common-mode EMI emission.
- In order to limit current of the TXD, RXD and STB line, serial resistor may be used.
- For devices with level shifting, bypass capacitors should be placed as close to V_{IO} as possible. For devices without level shifting, left the pin floating.

11.2 Layout Example




Figure 20. Layout Example



12. Device and Documentation Support

- 12.1 Device Support
- 12.2 Documentation Support
- 12.3 Receiving Notification of Documentation Updates
- 12.4 Support Resources
- 12.5 Trademarks

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Meraki Integrated recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

Mer ati



13. Mechanical, Packaging

13.1 SOP-8 Package Size




Figure 21. SOP-8 Top View




Figure 22. SOP-8 Side View



Figure 23. SOP-8 Side View



Symbol Dimensions In Millimeters MIN NOM MAX A1 1.3 1.55 1.75 A1 0.05 - 0.25 A2 1.25 1.40 1.65 b 0.33 - 0.51 c 0.20 - 0.25 D 4.70 4.90 5.10 E 5.80 6.00 6.20 E1 3.80 3.90 4.00 e 1.27(BSC) L 0.4 - 1.27 θ 0° - 8°	Symbol	MIN	NOM	MAX
B 4.70 4.90 5.10 E 5.80 6.00 6.20 E1 3.80 3.90 4.00 e 1.27(BSC) L 0.4 - 1.27 θ 0° - 8°	Α			1.75
B 4.70 4.90 5.10 E 5.80 6.00 6.20 E1 3.80 3.90 4.00 e 1.27(BSC) L 0.4 - 1.27 θ 0° - 8°	A1			0.25
B 4.70 4.90 5.10 E 5.80 6.00 6.20 E1 3.80 3.90 4.00 e 1.27(BSC) L 0.4 - 1.27 θ 0° - 8°	A2	1.25	1.40	1.65
D 4.70 4.90 5.10 E 5.80 6.00 6.20 E1 3.80 3.90 4.00 e 1.27(BSC) L 0.4 - 1.27 θ 0° - 8°	b	0.33		0.51
B 4.70 4.90 5.10 E 5.80 6.00 6.20 E1 3.80 3.90 4.00 e 1.27(BSC) L 0.4 - 1.27 θ 0° - 8°	С	0.20	-	0.25
E1 3.80 3.90 4.00 e 1.27(BSC) L 0.4 - 1.27 θ 0° - 8°		4.70	4.90	5.10
e 1.27(BSC) L 0.4 - 1.27 θ 0° - 8°				
L 0.4 - 1.27 θ 0° - 8°	E1	3.80	3.90	4.00
θ 0° - 8°	е		1.27(BSC)	
			-	
COLLEGE OF STATE OF S	θ	0°	-	8°
	3			



13.2 **SOP-8 Recommended Land Pattern**




Figure 24. Recommended SOP-8 Land Pattern



13.3 DFN 3*3 Package Size




Figure 25. DFN 3*3 Top View




Figure 26. DFN 3*3 Side View






Figure 27. DFN 3*3 Side and Bottom View

SYMBOL	Millimeter							
STIVIBUL	MIN	NOM	MAX					
Α	0.7	0.75	0.8					
A1	-	0.02	0.05					
b	0.25	0.30	0.35					
С	0.18	0.20	0.25					
D	2.90	3.00	3.10					
D2	2.40	2.50	2.60					
e		0.65 BSC						
Nd		1.95 BSC						
E	2.90	3.00	3.10					
E2	1.45	1.55	1.65					
L	0.30	0.40	0.50					
h	0.20	0.25	0.30					



13.4 DFN 3*3 Recommended Land Pattern




Figure 28. DFN 3*3 Land Pattern Data



14. Reel and Tape Information





Figure 29. Reel Dimensions



Package Device Type	Pins	SPQ	Α	В	К	Р	P0	w	Pin1	
		(pcs)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant	
MCAN1462XAB-Q1	SOP-8	8	4000	6.5±0.1	5.4±0.1	2.0±0.1	8±0.1	4±0.1	12±0.1	Q1
MCAN1462VXAB-Q1	SOP-8	8	4000	6.5±0.1	5.4±0.1	2.0±0.1	8±0.1	4±0.1	12±0.1	Q1
MCAN1462XDB-Q1	DFN 3*3	8	3000	3.3±0.1	3.3±0.1	1.1±0.1	8.0±0.1	4±0.1	12.0±0.3	Q2
MCAN1462VXDB-Q1	DFN 3*3	8	3000	3.3±0.1	3.3±0.1	1.1±0.1	8.0±0.1	4±0.1	12.0±0.3	Q2

Figure 30. Tape Dimensions and Quadrant Assignments for PIN 1 Orientation in Tape



15. Tape and Reel Box Dimensions




Figure 31. Box Dimensions

Davisa	Dookses Time	Dina	SPQ	Length	Width	Height
Device	Package Type	Pins	(pcs)	(mm)	(mm)	(mm)
MCAN1462XAB-Q1	SOP-8	8	8000	360	360	65
MCAN1462VXAB-Q1	SOP-8	8	8000	360	360	65
MCAN1462XDB-Q1	DFN 3*3	8	3000	360	360	65
MCAN1462VXDB-Q1	DFN 3*3	8	3000	360	360	65