

# **Dual Synchronous Rectifier Controller**

## 1. Description

The MK1620 is a dual-channel synchronous rectifier (SR) controller for high performance switching power system. With the ultra-low quiescent current, appropriate gate drive method and independent sampling input, the MK1620 can achieve maximum efficiency under different load conditions. The MK1620 operates over a wide supply voltage range from 4.6V to 36V, which is suitable for a variety of applications. Dual-channel drivers with independent differential sampling, make it easy to use in a noisy switching system. The extremely low turn-off propagation delay time (10ns) and high sink current (~2.5A) capability of the driver reduce SR MOSFET VDS stress. The unique VG clamping circuit prevents VG from turning on by fast rising at VD pin under low VCC condition, that avoids the shoot through between primary side and secondary side during system startup.

The interlock logic with proper interlock time between two channels makes the system more reliable.

## 2. Applications

- AC/DC Adapters for Mobile Phone and Notebook
- **Industrial Power Supplies**
- Desktop All-in-one PC Power Supplies
- High Power Density Power Supplies

### 3. Features

- Wide VCC Voltage Range from 4.6V-36V
- Ultra-Low Quiescent Current <100uA
- Reduces the Chance of False Triggering in Discontinuous Conduction Mode (DCM)
- 10ns Fast Turn-off Delay
- VGA/VGB Clamping Circuit for Low Vth SR MOSFET
- -3V Drain Voltage Spike Tolerance
- True Differential Inputs for VDS Sensing of Each SR MOSFET
- Interlock Logic Between Two-Channel
- Adaptive Gate Drive for Maximum Efficiency
- Available in SOP-8 Package

## Typical Application





Figure 1. Typical Application Diagram

Stomer



### 5. Order Information



| Order Part<br>Number | Package<br>Type | Package Qty | Eco Plan     | MSL   | Single-Chip<br>Weight |
|----------------------|-----------------|-------------|--------------|-------|-----------------------|
| MK1620XAB            | SOP-8           | 4k/ reel    | RoHS & Green | MSL-3 | 88.6mg                |

## 6. Pin Configuration and Functions



Figure 2. Pin Function (top view)

**Table 1. Pin Functions** 

| Pin   |      | Description                          |  |
|-------|------|--------------------------------------|--|
| NO.   | Name | Description                          |  |
| 1 VGB |      | B channel MOSFET gate drive output.  |  |
| 2     | GND  | Analog ground.                       |  |
| 3     | VDB  | B channel MOSFET drain sense input.  |  |
| 4     | VSB  | B channel MOSFET source sense input. |  |
| 5     | VSA  | A channel MOSFET source sense input. |  |
| 6     | VDA  | A channel MOSFET drain sense input.  |  |
| 7     | VCC  | Supply voltage.                      |  |
| 8     | VGA  | A channel MOSFET gate drive output.  |  |

MK1620 v1.0 www.meraki-ic.com © 2025 Meraki IC. Confidential. Classified: Authorized Customer Only



## 7. Specifications

## 7.1 Absolute Maximum Ratings (1)

| Symbol           | Parameter                         | MIN  | MAX | Units |
|------------------|-----------------------------------|------|-----|-------|
| VCC              | supply voltage VCC                | -0.3 | 38  |       |
| VGA/VGB (2)      | voltage on pin VGA and VGB        | -0.3 | 14  |       |
| VDA/VDB          | drain sense voltage VDA and VDB   | -1   | 105 | V     |
| VDA/VDB (3)      | drain sense voltage VDA and VDB   | -3   | 115 |       |
| VSA/VSB          | source sense voltage VSA and VSB  | -0.4 | 0.4 |       |
| TJ               | operating junction temperature,   | -40  | 150 |       |
| T <sub>stg</sub> | storage temperature               | -55  | 150 | °C    |
| T <sub>sld</sub> | soldering temperature (10 second) |      | 260 |       |

#### Notes:

- (1) Stresses beyond the "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated in "RECOMMENED OPERATING CONDITIONS". Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- (2) Output pin not to be voltage driven.
- (3) Repetitive Pulse<200ns.

## 7.2 ESD Ratings

|                            |   |       | Units |
|----------------------------|---|-------|-------|
| Electrostatic              | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>   | ±2000 | >     |
| discharge V <sub>ESD</sub> | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | ±2000 | V     |


#### Notes:

- JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

Chistowek



### 7.3 Recommended Reflow Profile



| Profile Feature   | Sn-Pb Eutectic Assembly                    | Pb-Free Assembly                           |  |  |
|---|--|--|--|--|
| Preheat/Soak  |  |  |  |  |
| Temperature Min (T <sub>smin</sub> )  | 100 °C                                     | 150 °C                                     |  |  |
| Temperature Max (T <sub>smax</sub> )  | 150°C                                      | 200 °C                                     |  |  |
| Time $(t_s)$ from $(T_{smin}$ to $T_{smax})$  | 60-120 seconds                             | 60-120 seconds                             |  |  |
| Ramp-up rate (T <sub>L</sub> to T <sub>P</sub> )  | 3°C/second max                             | 3°C/second max                             |  |  |
| Liquidous temperature (T <sub>L</sub> )   | 183°C                                      | 217°C                                      |  |  |
| Time (t∟)maintained above T∟  | 60-150 seconds                             | 60-150 seconds                             |  |  |
| Peak package body   | For users T <sub>P</sub> must not exceed   | For users T <sub>P</sub> must not exceed   |  |  |
| temperature (T <sub>P</sub> )   | the classification temp in Table2          | the classification temp in Table3          |  |  |
| C. O.   | For suppliers T <sub>P</sub> must equal or | For suppliers T <sub>P</sub> must equal or |  |  |
|   | exceed the classification temp             | exceed the classification temp             |  |  |
|   | in Table2                                  | in Table3                                  |  |  |
| Time (t <sub>P</sub> ) within 5°C of the  |  |  |  |  |
| specified classification  | 20 seconds                                 | 30 seconds                                 |  |  |
| temperature (T <sub>C</sub> )   |  |  |  |  |
| Ramp-down rate ( $T_P$ to $T_L$ )   | 6°C/second max                             | 6°C/second max                             |  |  |
| Time 25°C to peak temperature   | 6 minutes max                              | 8 minutes max                              |  |  |
| *Tolerance for peak profile temperature (T <sub>P</sub> ) is defined as a supplier minimum and a user maximum |  |  |  |  |




| Table 2. SnPb Eutectic Process-Classification | Temper | atures (1 | Γ <sub>C</sub> ) |
|---|--------|-----------|------------------|
|---|--------|-----------|------------------|

| Packago Thickness | Volume mm <sup>3</sup> | Volume mm <sup>3</sup> |
|-------------------|------------------------|------------------------|
| Package Thickness | <350                   | ≥350                   |
| <2.5 mm           | 235 ℃                  | 220 °C                 |
| ≥2.5 mm           | 220 °C                 | 220 °C                 |

Table 3. Pb-Free Process-Classification Temperatures (Tc)

| Package Thickness | Volume mm³ <350 | Volume mm³<br>350-2000 | Volume mm³ >2000 |
|-------------------|-----------------|------------------------|------------------|
|                   | <b>\</b> 350    | 330-2000               | 72000            |
| <1.6 mm           | 260°C           | 260°C                  | 260°C            |
| 1.6 mm-2.5 mm     | 260°C           | 250°C                  | 245°C            |
| >2.5 mm           | 250°C           | 245℃                   | 245°C            |

## 7.4 Recommended Wave Soldering Profile



**Table 4. Recommended Parameters for Solder Pot Temperatures** 

| Profile Feature  | General Profile  IPC/JEDEC¹ | AIM (Recommended starting point) <sup>2</sup> |  |
|------------------|-----------------------------|---|--|
| Tin-Lead Alloys  | 230 – 260 °C                | 230 – 260 °C                                  |  |
| Lead-Free Alloys | 260 – 290 °C                | 255 – 300 °C *                                |  |

<sup>\*</sup>Temperatures can start as low as 240°C depending on the application and alloy being used.



Table 5. Recommended Parameters for IPA-Based Fluxes – Medium to High Solids > 3.5% Typical \*

| Profile Feature                  | General Profile  IPC/JEDEC¹ | Tin-Lead Alloys (Recommended starting point) <sup>2</sup> | Lead-Free Alloys (Recommended starting point) <sup>3</sup> |
|----------------------------------|-----------------------------|---|--|
| Top Side Ramp Up Rate            | < 3 °C/ Sec.                | 1 - 3 °C/ Sec.  | 1 - 3 °C/ Sec.   |
| Top Side Max Preheat Temperature | < 150 °C                    | 75 – 130 °C   | 80 – 140 °C  |
| Bottom Side Contact Time         | < 10 Sec.                   | < 5 Sec.  | < 8 Sec.   |
| Top Side Cooling Rate            | < 3 °C / Sec.               | < 3 °C / Sec.   | < 3 °C / Sec.  |
| Time from 40°C to Contact        | 60 – 180 Sec.               | 60 – 180 Sec.   | 60 – 180 Sec.  |

<sup>\*</sup> Modern low-solid fluxes including AIM "FX" series may be used with medium to high solids parameters for improved performance.

Table 6. Recommended Parameters for IPA-Based Fluxes - Low Solids < 3.5% Typical

| Profile Feature                  | General Profile  IPC/JEDEC¹ | Tin-Lead Alloys (Recommended starting point) <sup>2</sup> | Lead-Free Alloys (Recommended starting point) <sup>3</sup> |
|----------------------------------|-----------------------------|---|--|
| Top Side Ramp Up Rate            | < 3 °C/ Sec.                | 1 - 3 °C/ Sec.  | 1 - 3 °C/ Sec.   |
| Top Side Max Preheat Temperature | < 150 °C                    | 75 – 110 °C   | 80 – 120 °C  |
| Bottom Side Contact Time         | < 10 Sec.                   | < 5 Sec.  | < 8 Sec.   |
| Top Side Cooling Rate            | < 3 °C / Sec.               | < 3 °C / Sec.   | < 3 °C / Sec.  |
| Time from 40°C to Contact        | 60 – 180 Sec.               | 60 – 90 Sec.  | 60 – 90 Sec.   |

<sup>\*</sup> Most low-solid fluxes may be used with low-solids parameters for optimal performance.



| Table 7. Neconintended Faraineters for VOC - 1 fee |                        |                       |                       |  |
|--|------------------------|-----------------------|-----------------------|--|
|  | General Profile        | Tin-Lead Alloys       | Lead-Free Alloys      |  |
| Profile Feature                                    |                        | (Recommended starting | (Recommended starting |  |
|  | IPC/JEDEC <sup>1</sup> | point) <sup>2</sup>   | point) <sup>3</sup>   |  |
| Top Side Ramp Up Rate                              | < 3 °C/ Sec.           | 1 - 3 °C/ Sec.        | 1 - 3 °C/ Sec.        |  |
| Top Side Max Preheat                               | < 150 °C               | 90 – 120 °C           | 90 – 140 °C           |  |
| Temperature  | V 130 C                | 90 - 120 C            | 90 - 140 C            |  |
| Bottom Side Contact Time                           | < 10 Sec.              | < 5 Sec.              | < 8 Sec.              |  |
| Top Side Cooling Rate                              | < 3 °C / Sec.          | < 3 °C / Sec.         | < 3 °C / Sec.         |  |
| Time from 40°C to Contact                          | 60 – 240 Sec.          | 60 – 180 Sec.         | 60 – 180 Sec.         |  |

Table 7. Recommended Parameters for VOC - Free

- (1) The general profile data are the parameters allowable by IPC/JEDEC, and are added only as a reference.
- (2) This data guideline applies to common tin-lead alloys (i.e. Sn63/Pb37, Sn62/Pb36/Ag2).
- (3) This data guideline applies to common lead-free alloys (i.e. AIM REL Alloys, SAC, SN100C et.al.).

## 7.5 Recommended Hand Soldering and Desoldering Methods

### **Hand Soldering**

| Selection of soldering iron | Flux                   | Iron temperature       | Welding time                     |
|-----------------------------|------------------------|------------------------|----------------------------------|
|                             | Use rosin type or non- | Sn Pb solder: 300-     | 2-4 seconds per solder joint (to |
| Sharp tip or                | cleaning flux (with a  | 350°C                  | avoid overheating and            |
| cutting head                | small amount of        | Lead free solder: 350- | damaging components or           |
|                             | auxiliary wetting)     | 400 ° C                | PCBs)                            |

#### skill and notes:

- (1) Heat the solder pad first, then send the solder wire.
- (2) Avoid forcefully pressing the soldering iron tip.
- (3) Pay attention to hand soldering ESD.



### **Hand Desoldering**

| Selection of desoldering tool | Use solder suction cups and soldering irons | Use hot air gun                  | Skill and notes         |
|-------------------------------|---|----------------------------------|-------------------------|
|                               |   | Temperature: 300-400°C           | (1). Clean the residual |
|                               | Iron temperature: Sn Pb                     | Airflow: medium to low (to avoid | solder flux on the      |
| Solder sucker                 | solder: 300-350°C; Lead                     | blowing small components off).   | solder pads after       |
| and soldering                 | free solder: 350-400 °                      | Time:≤10 seconds/solder joint.   | desoldering.            |
| iron or Hot air               | C; Operation: Quickly                       | Preheating plate: 150-180 ° C    | (2). Multilayer boards  |
| gun                           | heat the solder joint and                   | (bottom heating).                | should be carefully     |
|                               | then tin suction                            | Hot air nozzle: 250-300 ° C (top | avoided to prevent      |
|                               |   | heating).                        | Pad detachment.         |

## 7.6 Recommended Operating Conditions

|                                  | .0  | MIN  | MAX | Units |
|----------------------------------|---|------|-----|-------|
| Decemmended                      | VCC supply voltage                                | 4.6  | 36  | \/    |
| Recommended Operation Conditions | drain sense voltage VDA and VDB                   | -0.7 | 100 | V     |
| Operation Conditions             | operating junction temperature. (T <sub>J</sub> ) | -40  | 125 | °C    |

### 7.7 Thermal Information

|                 |                                     | Value | Units  |
|-----------------|-------------------------------------|-------|--------|
| Package Thermal | $\theta_{JA}$ (Junction to ambient) | 146   | 00/14/ |
| Resistance (1)  | $\theta_{JC}$ (Junction to case)    | 70    | °C/W   |

#### Note:

(1) Measured on JESD51-7, 4-layer PCB.



### 7.8 Electrical Characteristics

T<sub>A</sub>=25°C. All Voltages are measured with respect to ground (pin 2). Currents are positive when flowing into the IC, unless otherwise specified.

|                      | Parameter   | Test Conditions   | MIN  | TYP  | MAX  | UNIT |
|----------------------|---|---|------|------|------|------|
| Supply vol           | Itage Management  |   |      |      |      |      |
| V <sub>CC-ON</sub>   | VCC UVLO rising   |   | 4.25 | 4.40 | 4.55 | V    |
| V <sub>CC-OFF</sub>  | VCC UVLO falling  |   | 4.05 | 4.20 | 4.35 | (V)  |
| V <sub>CC-HYST</sub> | VCC UVLO hysteresis   |   |      | 0.2  |      | V    |
| Icc                  | Operating supply  | VCC=12V,<br>VDA=VDB=10V   |      | 75   | 100  | μΑ   |
| ICC                  | current   | VCC=12V<br>VDA=VDB=0V   |      | 0.85 | 1.05 | mA   |
| t <sub>act</sub>     | Sleep-mode activation time  |   | 80   | 110  | 160  | μs   |
| Synchrono            | ous rectification sense in  | nput  | 0.   |      |      |      |
| $V_{DS\text{-reg}}$  | $V_{DA(B)} - V_{SA(B)}$<br>Adjusting voltage                          | VCC=8V  | -45  | -25  |      | mV   |
| $V_{\text{ON-th}}$   | $V_{DA(B)} - V_{SA(B)}$ Turn-on threshold voltage                     | VCC=12V   | -450 | -300 | -150 | mV   |
| $V_{OFF-th}$         | V <sub>DA(B)</sub> – V <sub>SA(B)</sub> Turn-off<br>threshold voltage | VCC=13V   | 110  | 150  | 190  | mV   |
| $T_{D	ext{-}on}$     | Turn-on propagation delay time  | CLOAD = 0nF, VD step<br>down from 3V to -0.3V,<br>measure VG rising to 1V                     | 50   | 60   | 75   | ns   |
| $T_{D	ext{-}off}$    | Turn-off propagation delay time                                       | CLOAD = 0nF, VD step up<br>from -0.3V to 3V, measure<br>VG falling to 90% of V <sub>G-H</sub> | 5    | 10   | 15   | ns   |
| $T_{B	ext{-}on}$     | Turn-on blanking time (1)   | CLOAD = 0nF, VCC=12V  |      | 0.8  |      | μs   |
| T <sub>B-off</sub>   | Turn-off blanking time  | CLOAD = 0nF, VCC=12V  | 0.7  | 0.8  |      | μs   |
| Td                   | Two-channel interlock time  | CLOAD = 0nF, VCC=12V  | 50   | 65   | 80   | ns   |
|                      | $V_{DA(B)} - V_{SA(B)}$ Turn-off                                      |   |      |      |      |      |
| $V_{B-off}$          | threshold during turn-  |   |      | 0.5  |      | V    |
|                      | on blanking time <sup>(1)</sup>                                       |   |      |      |      |      |
| Gate Drive           | r   |   |      | I    | T .  | I    |
|                      |   | VGA/VGB at VCC=5V   | 4.85 | 4.99 | 5    | V    |
| $V_{G-H}(high)$      | Maximum gate voltage  | VGA/VGB at VCC=12V  | 9.5  | 10.5 | 11.5 | V    |
|                      |   | VGA/VGB at VCC=24V  | 9.5  | 10.5 | 11.5 | V    |



| I <sub>VG-H</sub> | Maximum source current (1)          |                                  |     | -0.25 |    | Α   |
|-------------------|-------------------------------------|----------------------------------|-----|-------|----|-----|
| I <sub>VG-L</sub> | Maximum sink current                |                                  |     | 2.5   |    | А   |
| R <sub>sink</sub> | Pull-down impedance                 | I <sub>LOAD</sub> = 100mA        |     | 0.9   |    | Ω   |
| Note:             | are verified by characterization    | on bonob, not tosted in producti | on  |       |    | (1) |
| (1) Values        | are verified by characterization of | on bench, not tested in producti | on. |       |    | U   |
|                   |                                     |                                  |     |       |    |     |
|                   |                                     |                                  |     | 8     | O. |     |
|                   |                                     |                                  |     |       |    |     |
|                   |                                     |                                  | (0) |       |    |     |
|                   |                                     |                                  |     |       |    |     |
|                   |                                     | ~(C                              | 0.  |       |    |     |
|                   |                                     | (0)                              |     |       |    |     |
|                   |                                     | 0)                               |     |       |    |     |
|                   |                                     |                                  |     |       |    |     |
|                   |                                     |                                  |     |       |    |     |
|                   |                                     |                                  |     |       |    |     |
|                   |                                     |                                  |     |       |    |     |
|                   |                                     |                                  |     |       |    |     |
|                   | X                                   |                                  |     |       |    |     |
|                   |                                     |                                  |     |       |    |     |
|                   | 76,                                 |                                  |     |       |    |     |

#### Note:



## 7.9 Typical Characteristics




Figure 3. Turn-Off Delay vs Temperature




Figure 4. Turn-On Delay vs Temperature




Figure 5. Turn-Off Threshold vs Temperature




Figure 6. Turn-On Threshold vs Temperature




Figure 7. Adjusting Voltage vs Temperature




Figure 8. VCC UVLO Rising vs Temperature






Figure 9. VCC Breakdown Voltage vs
Temperature




Figure 10. VDA/B Breakdown Voltage vs
Temperature




Figure 11. Operation in 300W LLC Converter




Figure 12. Operation in 300W LLC Converter





Figure 13. Operation in 300W LLC Converter



Vin=230VAC, Vout=20V, Iout=0.1A Turn-On

Figure 14. Operation in 300W LLC Converter



## 8. Detailed Description

### 8.1 Overview

The MK1620 is a dual-channel synchronous rectifier controller capable of driving two N-Channel power MOSFETs in resonant converter applications. This controller has dual differential sampling inputs to detect the voltage difference between the drain and source of each SR MOSFET.

The gate voltage is adjusted consistently with the VDS voltage. The control strategy of the chip is easy to implement and straight-forward.

The unique VG clamping circuit works well to prevent VG from turning on by quickly rising at the VD pin with no VCC. Extremely low turn-off propagation delay time (10ns) and high sink current (~2.5A) capability of the driver reduce SR MOSFET VDS stress. Internal two-channel interlock logic with proper interlock time makes the system more reliable.

### 8.2 Functional Block Diagram




Figure 15. Block Diagram



### 8.3 Feature Description

#### 8.3.1 VCC Power Supply and Undervoltage Lockout

The MK1620 operates from a supply voltage of 4.6V to 36V. This feature makes MK1620 suitable for a variety of application scenarios. For the best performance, use a typical 0.1uF decoupling capacitor as close as possible between the VCC and GND pins of MK1620. A VCC bypass capacitor (1uF to 10uF) in parallel to the decoupling capacitor is also recommended to reduce noise ripple during switching.

MK1620 has an internal undervoltage lockout (UVLO) protection feature in the VCC supply circuit blocks. When the voltage on the VCC pin exceeds  $V_{\text{CC-ON}}$ , the controller leaves the UVLO state and activates the SR circuitry. When VCC voltage drops to below  $V_{\text{CC-OFF}}$ , the controller re-enters the UVLO state.

#### 8.3.2 Conduction Phase

When the absolute voltage difference of VDS increases from zero to above  $V_{ON-th}$ , the corresponding gate driver output turns on the external SR MOSFET.

After SR MOSFET turns on, a turn-on blanking time  $T_{B-on}$  is required to prevent the parasitic ringing from falsely turning off SR MOSFET. During the turn-on blanking time, the turn-off threshold increases to  $V_{B-off}$ .

After this, the MK1620 goes into regulation mode. In this phase, MK1620 adjusts the VDS of SR MOSFET to be around  $V_{DS-reg}$  by the high level of VGA/VGB voltage until the current through SR MOSFET drops to zero. See Section 9.3.2 for further description on regulation mode.

#### 8.3.3 Turn-Off Phase

After the turn-on blanking time  $T_{B-on}$ , the turn-off threshold is around  $V_{OFF-th}$ . With a suitable regulation and turn-off strategy, the MK1620 will not turn-off prematurely, which will not cause the current to conduct for a long time through the body diode of the SR MOSFET.

With an extremely fast 10ns turn-off propagation delay and 2.5A pull-down (sink) current, the MK1620 is rapidly turned off when the current through the external SR MOSFET reaches zero.

After SR MOSFET turns off, a minimum turn-off blanking time  $T_{B\text{-off}}$  is required, which helps to reduce the chance of false triggering-on in DCM.

#### 8.3.4 Interlock Function

The MK1620 incorporates an internal interlock logic between the two drivers, which prevents the SR MOSFETs from cross conduction due to both drivers turned on at the same time.

The control diagram is shown on Figure 16. When either VGA or VGB is turned on, the other channel gate driver is blanked until channel VGA or VGB is turned off.

After either VGA or VGB is unlocked, the other channel gate driver has to be locked until the end of the interlock time (T<sub>d</sub>).

of Christowski




Figure 16. Internal Interlock Logic Control Diagram



## 9. Application and Implementation

## 9.1 Typical Applications




Figure 17. MK1620 Reference Design Circuit

### 9.2 Design Procedure

#### 9.2.1 Supply Voltage

The supply voltage applied to the controller VCC pin should never exceed the absolute maximum ratings. Higher supply voltages require consideration of chip power dissipation and junction temperature (See Section 9.2.4). In some scenarios where the output bus voltage is high (for example, applications with outputs greater than 36V), a high voltage LDO must be used so that the VCC pin does not exceed the absolute maximum ratings and reduces the power dissipation of the internal LDO.

MK1620 reference design circuit is shown in Figure 17. Connect a low-ESR ceramic decoupling capacitor (C1) between 100 nF and 1  $\mu$ F from VCC to GND for stability. The choice of decoupling capacitor voltage rating should also depend on the VCC voltage. Place the capacitor (C1) as close as possible to the MK1620 VCC and GND pins.

#### 9.2.2 Peak Source and Sink Current

In order to reduce the switching losses and stress of the MOSFET, the switching speed of the MOSFET during turn-on and turn-off should be considered. The chip should be able to provide the required peak current for achieving the targeted switching speeds with the chosen power MOSFET. The maximum source and sink currents of the MK1620 have been provided.

For system applications, adding resistors R2 and R4 (such as  $1\Omega$  or  $2\Omega$ ) between the gate of MOSFET and the VGA/VGB controls the switching speed of the MOSFET. Add diodes D1 and D2 as well as resistors R1 and R5. Keep the values of the resistors at  $0\Omega$  to achieve the fastest turn-off time.



### 9.2.3 Adjusting Voltage Setup

During regulation mode, MK1620 adjusts the VDS of SR MOSFET to be around  $V_{DS-reg}$  until the current through the SR MOSFET drops to zero.

In different application systems,  $V_{DS-reg}$  is one of the important parameters, which determines the output high level of the gate driver. When the current of the MOSFET rises to a higher value, the VDS voltage is less than the  $V_{DS-reg}$  voltage. The gate driver charges the gate of the MOSFET until the MOSFET is fully turned on. Therefore, the value of  $V_{DS-reg}$  is related to system efficiency.

Since the VDS voltage and  $V_{DS-reg}$  determines the high level of VGA/VGB voltage, which further impacts the system efficiency, the external resistor in series with VDA/VDB used for filtering switching noise and limiting current when VDA/VDB is negative, should limit its value for no more than 100 ohms. The optimal control scheme and VDA/VDB negative voltage handling capability makes MK1620 working robustly and reliably even with no external filtering resistor at VDA/VDB pins.

If really needed, the value of  $V_{DS-reg}$  may be slightly fine-tuned by adding resistors R3 and R6 ( $R_{set}$ ) between the drain of the MOSFET and VDA/VDB. It is approximately calculated based on the below formula. The default value of R3 and R6 is zero ohm.

$$V_{DS\_regnew} \approx V_{DS\_reg} - (40uA \times R_{\rm set})$$

#### 9.2.4 Power Dissipation

The chip power consumption and junction temperature must be considered. The chip will be damaged, if these two parameters are too large. The total power consumption (P<sub>DIS</sub>) is estimated by the following formula:

$$P_{DIS} = P_{DRV} + P_P$$

The gate power (PDRV) needs to be calculated first. It is calculated based on the formula:

$$P_{DRV} = 2 \times (Q_g - Q_{gd}) \times f_{smax} \times V_{CC}$$

Where  $(Q_g-Q_{gd})$  is the total gate charge for SR MOSFET,  $f_{smax}$  is the maximum switching frequency, and  $V_{CC}$  is the supply voltage. The power consumption  $P_p$  (without gate charge) must also be considered.

$$P_P = I_{CC} \times V_{CC}$$

 $I_{CC}$  is the normal operating supply current without gate charging. The operating junction temperature ( $T_{JOP}$ ) at a given ambient temperature ( $T_A$ ) can be estimated according to the formula:

$$T_{IOP} = \theta_{IA} \times P_{DIS} + T_A$$

 $\theta_{JA}$  is the junction-to-ambient thermal resistance.



#### 9.2.5 MOSFET Selection

The SR MOSFET voltage stress, without considering the ringing voltages, must be twice of the output voltage. However, due to the switching noises at MOSFET turn off, there is always extra voltage stress. To ensure enough design margin, the selection of VDS voltage rating for MOSFEET is important. It is recommended to ensure a margin of at least 3 times the output voltage.

Due to the adjusting voltage threshold and driver ability of the synchronous rectifier controller, the selection of the power MOSFETs is a trade-off between RDS(ON) and Qg. Choosing the appropriate Qg value is also very important. A larger Qg will reduce the opening/closing speed and result in greater switching loss. Therefore, it is necessary to consider the opening/closing speed and switching loss.

MOSFETs with smaller RDS (ON) will touch the adjusting voltage threshold in advance, so that the power MOSFET cannot be fully turned on, so the advantage of the lower RDS (ON) MOSFET is not obvious. It is recommended to calculate the appropriate Rdson using the following formula:

$$Rdson = \frac{Vdsreg * \Pi}{2\sqrt{2} * Ioutmax}$$

For example, the typical value Vdsreg of MK1620 is 25mV. In applications where the maximum output current loutmax is 5A, Rdson can be calculated:

$$Rdson = \frac{25mV * \Pi}{2\sqrt{2} * 5A} \approx 5.55m\Omega$$

the RDS(ON) of the MOSFET is recommended to be no lower than  $5.6m\Omega$ .

## 10. Power Supply Recommendations



## 11. Layout

### 11.1 Layout Guidelines

To achieve high performance of the MK1620, the following layout tips must be followed.

- 1. Use separate clean traces for VCC and GND pins.
- 2. At least one low-ESR ceramic bypass capacitor(100nF) must be used. Place the capacitor as close as possible to the MK1620 VCC and GND pins.
- 3. The GND pin on the ground plane needs to route with a short and wide trace, or use a GND plane underneath the IC connected to the GND pin as well. It results in better heat dissipation.
- 4. Use separate traces for each source sense pin (VSA/VSB), and keep the ground and source sense traces separated.
- 5. Keep the two-channel differential sampling inputs (VDA/VSA, VDB/VSB) to each of the corresponding MOSFET drain/source pins as short as possible.
- 6. Keep the loop area of the two-channel differential sampling inputs (VDA/VSA, VDB/VSB) to each corresponding MOSFET drain/source pins as small as possible.
- 7. Avoid placing the VDA, VSA, VDB, and VSB traces close to any other high dV/dT traces that would induce significant noise into the high impedance leads.
- 8. The trace from the VGA/VGB pin to the gate of the SR MOSFET needs to be as short as possible.

## 11.2 Layout Example




Figure 18. MK1620 Demo Board Layout (Top Layer)

Chexoluex






Figure 19. MK1620 Demo Board Layout (Bottom Layer)




Figure 20. MK1620 Demo Board Schematic



## 12. Device and Documentation Support

- 12.1 **Device Support**
- 12.2 **Documentation Support**
- 12.3 **Receiving Notification of Documentation Updates**
- 12.4 **Support Resources**
- 12.5 **Trademarks**

#### 12.6 **Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Meraki Integrated recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Meraki al



## 13. Mechanical, Packaging

## 13.1 Package Size






Figure 21. SOP-8 Top View

Figure 22. SOP-8 Side View




Figure 23. SOP-8 Side View and Coplanarity

| Symbol | Dime | nsions In Millim | eters |
|--------|------|------------------|-------|
| Symbol | MIN  | NOM              | MAX   |
| Α      | 1.30 | 1.55             | 1.75  |
| A1     | 0.05 | -                | 0.25  |
| A2     | 1.25 | 1.40             | 1.65  |
| b      | 0.33 | -                | 0.51  |
| C      | 0.20 | -                | 0.25  |
| D      | 4.70 | 4.90             | 5.10  |
| Е      | 5.80 | 6.00             | 6.20  |
| E1     | 3.80 | 3.90             | 4.00  |
| е      |      | 1.27(BSC)        |       |
| L      | 0.4  | -                | 1.27  |
| θ      | 0°   | -                | 8°    |

#### Notes:

(1) This drawing is subject to change without notice



### 13.2 Recommended Land Pattern




Figure 24. Recommended Land Pattern

Notes: (continued)

- (1) All linear dimensions are in millimeters.
- (2) It is recommended that vias under paste be filled, plugged or tented.

MK1620 v1.0 Specifications Subject to Change without notice www.meraki-ic.com

23



## 14. Reel and Tape Information





Figure 25. Reel Dimensions



| Device    | Package | Pins   | SPQ   | Α       | В       | K       | Р       | P0      | W            | Pin1     |
|-----------|---------|--------|-------|---------|---------|---------|---------|---------|--------------|----------|
| Bovioc    | Type    | 1 1113 | (pcs) | (mm)    | (mm)    | (mm)    | (mm)    | (mm)    | (mm)         | Quadrant |
| MK1620XAB | SOP-8   | 8      | 4000  | 6.5±0.1 | 5.4±0.1 | 2.0±0.1 | 8.0±0.1 | 4.0±0.1 | 12.0±<br>0.1 | Q1       |

Figure 26. Tape Dimensions and Quadrant Assignments for PIN 1 Orientation in Tape

www.meraki-ic.com © 2025 Meraki IC. Confidential. Classified: Authorized Customer Only



## 15. Tape and Reel Box Dimensions

PART NO.: MK1620XAB

RANGE:

PACKAGE: SOP8

QUANTITY: 4000PCS

DATE CODE: XXXXXXXXX


LOT NO.: XXXXXXX

DATE: XXXX/XX/XX



C01/W01 C02/A01

(Please refer to MRX-DM-QA-05 for detailed rules)



| Dovice |           | Package | Pins  | SPQ   | Length | Width | Height |
|--------|-----------|---------|-------|-------|--------|-------|--------|
|        | Device    | Type    | PIIIS | (pcs) | (mm)   | (mm)  | (mm)   |
| )      | MK1620XAB | SOP-8   | 8     | 8000  | 360    | 360   | 65     |

Figure 27. Tape and Box Dimensions

MK1620 v1.0 www.meraki-ic.com Confidential. Classified: Authorized Customer Only