

6.5V to 90V Input, Ultra-Low IQ, 3A Integrated High-Side MOSFET, Buck DC/DC Converter with 3.3V/50mA LDO

1. Descriptions

The MK9118B operates over a wide input voltage range from 6.5V to 90V. With integrated the main MOSFET, delivers up to 3A output current.

The MK9118B adopts a constant on-time (COT) control architecture to achieve excellent transient response.

MK9118B integrated a 3.3V fixed output LDO, which could deliver up to 50mA output current. With patented standby circuits, the device can achieve ultra-low IQ, and exit the standby mode fast.

MK9118B supports pre-biased startup and integrated a boot refresh logic at every startup.

2. Features

- Wide Input Voltage 6.5V-90V
- Wide Output Voltage 1.22V-26V
- Integrated 120mΩ High-Side MOSFET
- <20µA Quiescent Current
- Internal 3.5ms Soft-start
- Smart Power Saving and Ultra-Fast Transient Response
- Precision ±1% Feedback Reference
- Integrated 3.3V/50 mA LDO
- OC, OT Protection with Hiccup Mode
- No Loop Compensation Components
- ESOP8 Package with Thermal PAD

3. Applications

- GPS tracker
- Automotive and Industry Systems
- Motor Drives, Telecom
- BMS

4. Typical Application




Figure 1. Typical Application Diagram


Figure 2. Efficiency and Load Regulation at 12Vout



5. Order Information

Part Number	Package Type	Package Qty	Eco Plan	MSL	
MK9118BAAD	ESOP8	4k/reel	RoHS & Green	3	5
6. Pin Configuration	on and Markir	ng Informatio	on		alle,
GND 1	8 SW		MKO440F	×	
LDO 2 9 VIN	7 BOOT	!	▼▼▼ MK9118E LLLLLLLL		

6. Pin Configuration and Marking Information





LLLLLLLL: Data Code

Figure 3. Pin Function (top view)

Table 1. Pin Functions

Pin		1/0	Description			
NO.	Name	1/0	Description			
1	GND	Analog Input	Ground			
2	LDO	Analog Power	3.3V LDO output, connect a capacitor to GND higher than 1uF;			
	LDO	Output	leave as float before device enabled to disable internal LDO.			
3	RT	Analog Input	Connect a resistor to GND, set the switching frequency.			
			Buck and LDO enable, internal pull down by 0.08uA. Source 2uA			
4	EN	Analog input	Analog input after device enabled. Connect to VIN pin if hysteresis function is not			
			used.			
5	FB	Analog Input	Feedback input, connect to output voltage resistor divider.			
			Output sense and internal LDO input, connect to output cap with			
6	vos	Analog Power Input	100mA current capability PCB trace; Place 0.1uF cap close to VOS			
	6		pin.			
7	воот	Analog Power Input	Boot-strap pin. Decouple this pin to SW pin with a >100nF (0.2V			
,	ВООТ	Analog Fower Input	drop) ceramic capacitor.			
8	SW	Analog Power	Connect to the switch node of the power inductor and a schottky			
	5	Output	diode between this pin and GND.			
0	VINI	Analog Power Input	Input pin. Decouple this pin to GND with low ESR capacitor.			
9 VIN		Analog Power Input	Connect to a VIN power plane to improve thermal performance.			



7. Specifications

7.1 Absolute Maximum Ratings

		MIN.	MAX.	Units
	VIN, EN, SW to GND	-0.3	94	
	SW to GND (20ns pulse)	-3	94	V
Input voltages	BOOT to GND	-0.3	101	V
	FB, RT to GND	-0.3	6.6	_ >
	VOS to GND	-0.3	26	
Continuous drain current (2), TC=25 °C	lo	7	,	A
Pulsed drain current (3), TC=25 °C	I _{D,pulse}	2	1	A
Internal MOSFET breakdown voltage	BVDSS	100		V
Operating Junction Temperature, T _J		-40	125)
Storage Temperature, T _{stg}		-65	160	${}^{\mathbb{C}}$
Soldering Temperature(10 second), T _{sld}			260	

Notes:

- (1) Stresses beyond the "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated in "RECOMMENED OPERATING CONDITIONS". Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- (2) Calculated continuous current based on maximum allowable junction temperature.
- (3) Repetitive rating; pulse width limited by max. junction temperature.

7.2 ESD Ratings

		Value	Units
Electrostatic discharge V _{ESD}	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	± 500	V
	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±2000	V

Notes:

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process

7.3 Recommended Operating Conditions

50,		MIN.	MAX.	Units
	VIN Voltage	6.5	90	
Recommended Operation	EN Voltage	-0.3	90	V
Conditions	SW Voltage	-0.3	90	
	Ambient Temperature	-40	+125	${\mathbb C}$

7.4 Thermal Information

		Value	Units
Package Thermal	θ_{JA} (Junction to ambient)	30	°C/W
Resistance	θ_{JC} (Junction to case)	10	°C/W



7.5 Electrical Characteristics

 V_{IN} =48V, V_{OUT} =12V, L=22 μ H, C_{OUT} =22 μ F, Typical values correspond to T_{J} =25 $^{\circ}$ C , Minimum and Maximum limits apply over the full junction temperature range (-40 $^{\circ}$ C to 125 $^{\circ}$ C) unless otherwise indicated.

Parameter		Test Conditions	MIN.	TYP.	MAX.	Units
Input Voltag	e					
V _{IN}	Input Voltage		6.5		90	V
V _{IN-UVLO}	Input UVLO Off			5.65	6.3	V
V _{IN-UVLO_HYS}	Input UVLO Hysteresis			0.6		V
Supply Curr	· · · · · · · · · · · · · · · · · · ·	1				
Ishutdown	Shutdown Current	V _{EN} =0V		14	30	μA
		EN=V _{IN} , VOS higher				
lq	None Switching Quiet Current	than target, ILDO=0A		13		μA
ISTANDBY	Standby Current	I _{OUT} =0A, I _{LDO} =0A			100	μA
Feedback		1	2			
V _{REF}	Feedback Reference Voltage		1.205	1.22	1.235	V
EN						
V _{ENH}	EN rising threshold	V _{IN} =48V, I _{OUT} =0.1A	Ď- [*]	1.22	1.26	V
V _{ENL}	EN falling threshold	V _{IN} =48V, I _{OUT} =0.1A	1.17	1.2		V
IEN-Hysteresis	Hysteresis Input Current	V _{IN} =48V, I _{OUT} =0.1A		-2		μA
Frequency (1))	.0,				I
	Programmable Switching	- 22×10 ³			500	
Fsw Frequency Range		$Fsw(kHz) = \frac{22 \times 10^3}{RT(k\Omega)}$			500	kHz
LDO						I.
VLDO	LDO Output voltage	VOS=12V, 0mA - 50mA	3.2	3.3	3.4	V
ILDOOC	LDO Over Current	VLDO=0V		55		mA
Timing		•				I.
ton-min	Minimum on-time			200		ns
t _{OFF-MIN} (1)	Minimum off-time			200		ns
Power Switc	hes	•				I.
RDSON-HS	High-side MOSFET RDSON	TA=25℃		120		mΩ
Current Limi	it C	•				I.
I _{PEAK-HS}	High-side MOSFET Peak Current limit			4.7		Α
Soft Start		•				•
t _{SS}	Soft-Start time	V _{FB} from 0V to V _{REF}		3.5		ms
tHiccup	UVP Hiccup time (1)			60		ms
Under Voltag	ge Protection	•				Į.
V _{UVPF}	UVP Falling threshold	V _{FB} voltage		0.60		V
Vuvpr	UVP Rising threshold	V _{FB} voltage		0.62		V
Thermal Shu	itdown ⁽¹⁾	1		1	1	
T _{SD}	Thermal Shutdown Threshold	T₃rising		150		$^{\circ}\!\mathbb{C}$
T _{HYS}	Thermal Shutdown Hysteresis			20		$^{\circ}$ C

Note:

(1) Values are verified by characterization on bench, not tested in production.



7.6 Typical Characteristics

 V_{IN} =48V, V_{OUT} =12V, L=22 μ H, C_{OUT} =22 μ F, T_A =25 $^{\circ}$ C, unless otherwise specified.




Figure 4. VIN UVLO v.s. Temperature




Figure 5. VEN v.s. Temperature




Figure 6. V_{REF} v.s. Temperature




Figure 7. VLDO v.s. Temperature




Figure 8. Rdson v.s. Temperature




Figure 9. I_{PEAK-HS} v.s. Temperature






Figure 10. Efficiency at 12Vout

Figure 11. Load and Line Regulation






Figure 12. Startup from VIN










Figure 16. Short Protection and Recovery






Figure 17. Short Protection and Recovery





V_{IN}=48V V_{OUT}=5V Time(1ms/div) I_{OUT}:0.6A ~ 2.4A,3A/us V_{IN}=48V V_{OUT}=5V Time(1ms/div) I_{OUT}:1A ~ 3A,3A/us

Figure 18. Load Transient

Figure 19. Load Transient




Figure 20. Out Ripple




Figure 21. Out Ripple



8. Detailed Description

8.1 Overview

The MK9118B operates over a wide input voltage range from 6.5V to 90V. With integrated the main MOSFET, the MK9118B delivers up to 3A output current.

The MK9118B adopts a constant on-time (COT) control architecture to achieve excellent transient response.

MK9118B integrates a fixed output LDO, which could deliver up to 50mA output current.

With patented standby circuits, the device can achieve ultra-low IQ, and exit the standby mode fast.

8.2 Functional Block Diagram




Figure 22. Block Diagram



8.3 Feature Description

8.3.1 Switching Frequency (RT)

The switching frequency of MK9118B is set by the on-time resistor RT. As shown in Figure 23, a $110k\Omega$ resistor sets the switching frequency at 200kHz.

$$F_{SW}(kHz) = \frac{22 \times 10^3}{RT(k\Omega)}$$

Note that the final switching frequency is affected not only by component tolerance but also by t_{ON-MIN} and $t_{OFF-MIN}$.




Figure 23. Switching Frequency v.s. RT-Resistance

8.3.2 Output Voltage Program

Choose R_{f1} and R_{f2} to program the output voltage. For target V_{OUT} setpoint, calculate R_{f1} and R_{f2} using below equation:

$$V_{OUT} = V_{REF} \times (1 + \frac{R_{f1}}{R_{f2}})$$

 R_{f1} in the range of $100k\Omega$ to $500k\Omega$ is recommended for most applications. Larger feedback resistors consume less DC current, which is important if light-load efficiency is critical. But too large of resistors are not recommended as the feedback path would become more susceptible.

The feedforward capacitor $C_{\rm ff}$ and feedforward resistor $R_{\rm ff}$ are strongly recommended, which can improve the system stability and transient responses.




Figure 24. Feedback Resistance



8.3.3 Input Capacitor (CIN)

An input capacitor is necessary to limit the input ripple voltage while providing AC current to the buck converter at every switching cycle. The input ripple voltage ΔV_{IN} at input capacitor is calculated as:

$$\Delta V_{IN} = \frac{I_{OUT} \times D \times (1 - D)}{F_{SW} \times C_{IN}} + I_{OUT} \times R_{ESR}$$

The capacitance of input capacitor is calculated as:

$$C_{IN} \geq \frac{I_{OUT} \times D \times (1-D)}{F_{SW} \times (\Delta V_{IN} - I_{OUT} \times R_{ESR})}$$

To minimize the potential noise problem, a X5R or better grade capacitor with sufficient voltage rating is recommended. This capacitor should be close to the VIN and GND pins to minimize the loop area formed by C_{IN} and VIN/GND pins. In this application, a 1µF low ESR ceramic capacitor is recommended.

8.3.4 Output Inductor (L)

It is recommended to choose the ripple current of inductor between 30% to 50% of the rated load current I_{OUT}(max) for most applications. The inductance is calculated as:

$$L = \frac{V_{OUT}}{F_{SW} \times \Delta I_L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$

And the peak current of inductor is calculated as:

$$I_L(\text{peak}) = I_{OUT}(max) + \frac{\Delta I_L}{2}$$

The saturation current rating of the inductor must greater than the I_L (peak). An inductor whose saturation current is above the current limit setting of the MK9118B will be best choice. Note that inductor saturation current levels generally decrease as the inductor temperature increase.

8.3.5 Output Capacitor (COUT)

The output capacitor limits the capacitive voltage ripple at the converter output. This voltage ripple which is generated from the triangular inductor current ripple flowing into and out of the capacitor can be calculated as:

$$\Delta V_{OUT} = \frac{\Delta I_L}{8 \times F_{SW} \times C_{OUT}}$$

Above equation only takes the steady state ripple into consideration. The transient requirements also must be taken into consideration when selecting the output capacitor. The X5R or better grade ceramic capacitor larger than 22µF is recommended. For high peak current applications, an E-cap larger than 100uF is recommended too.



8.3.6 Enable Operation

Input UVLO can be programmed by EN rising threshold. The UVLO turn-on voltage can be calculated as:

$$V_{UVLO} = (1 + \frac{R_{EN1}}{R_{EN2}}) \times V_{ENH}$$

V_{ENH} is EN rising threshold voltage, typical is 1.22V.

The UVLO hysteresis is accomplished with an internal current source, I_{EN_Hysteresis} (typical is 2µA). When EN High the current source is connected with resistor divider and it is activated to quickly raise the voltage at the EN pin. The UVLO hysteresis can be calculated as:

$$V_{hys}(V) = R_{EN1} \times I_{EN_Hysteresis} + V_{EN_HSY} \times \left(1 + \frac{R_{EN1}}{R_{EN2}}\right)$$

 V_{EN_HSY} is EN threshold voltage hysteresis, V_{EN_HSY} = V_{ENH} - V_{ENL} .




Figure 25. Enable Resistance Divider

Tie EN pin to VIN if hysteresis function is not used to improve quiescent current.

8.3.7 Boot-strap capacitor

This capacitor provides the energy for high-side gate driver. A high quality 100nF ceramic capacitor connected between the BS pin and the SW pin is recommended. Also a RC series net can be used to slow down the turn-on speed of high side MOSFET.

8.3.8 Catch diode

MK9118B should be taken to connect external catch diode between the SW pin and the GND pin. The diode should comply with absolute maximum ratings of application. Opposite direction voltage should be higher than maximum voltage of the VIN pin. Also for saturation current of diode, select the one with larger current than the total of maximum output current and 1/2 of inductor ripple current Δ IL. Choose catch diode with lower voltage drop to enhance efficiency and thermal performance, for example V8P10-M3/86A from Vishay.

8.3.9 LDO

MK9118B integrates a 3.3V/50mA LDO, which is suitable for MCU's bias input. The LDO converters VOS to 3.3V with 50mA capability, with a ceramic cap $>1\mu$ F as close as possible to LDO pin in application.



9. Application and Implementation

9.1 Reference design 1

Parameter	Symbol	Specification Value		
Input Voltage	VIN	24V ~ 90V		
Output Voltage	VOUT	5.0V		
Switching Frequency	Fsw	200kHz (Typ.)		
Maximum Output Current	IOUT _{MAX}	3A		




Figure 26. VOUT=5V Schematic




Figure 27. Frequency Characteristics (IOUT = 3.0A, VOUT=5V)



9.2 Reference design 2

Parameter	Symbol	Specification Value	
Input Voltage	VIN	24V~ 75V	
Output Voltage	VOUT	12.3V	
Switching Frequency	Fsw	200kHz (Typ.)	
Maximum Output Current	IOUT _{MAX}	3A	




Figure 28. VOUT=12.3V Schematic




Figure 29. Frequency Characteristics (IOUT = 3.0A, VOUT=12V)



9.3 Reference design 3

Parameter	Symbol	Specification Value	
Input Voltage	VIN	35V~ 75V	
Output Voltage	VOUT	24.3V	
Switching Frequency	fosc	200kHz (Typ.)	
Maximum Output Current	IOUTMAX	3A	




Figure 30. VOUT=24.3V Schematic




Figure 31. Frequency Characteristics (IOUT = 3.0 A, VOUT=24V)



10. Power Supply Recommendations

11. Layout

11.1 Layout Guidelines

To achieve high performance of the MK9118B, the following layout tips must be followed.

- (1) At least one low-ESR ceramic bypass capacitor CIN must be used. Place the CIN as close as possible to the MK9118B VIN and GND pins, place decoupling caps as close as possible between VIN and catch diode's GND.
- (2) Minimize the loop area formed by CIN connections to VIN and GND pins.
- (3) Inductor must be placed close to the SW pin. Minimize the area of SW trace to avoid the potential noise problem.
- (4) Maximize the PCB area connecting to the VIN pin/thermal pad. If it is allowed, a ground plane can be used as noise shielding and heat dissipation path.
- (5) Place the feedback resistors, Rf1 and Rf2, close to the FB pin. Route the feedback VOUT sense path away from noisy nodes such as the SW net.
- (6) Connect VOS pin to output cap directly, place a 0.1uF cap between VOS and GND.
- (7) The RT pin is sensitive to noise. The on-time set resistor RT must be close to the device.

Confinal Con

"IS TOWNER



11.2 Layout Example




Figure 32. Evkit Layout (Tope Layer)




Figure 33. Evkit Layout (Bottom Layer)



12. Device and Documentation Support

- 12.1 Device Support
- 12.2 Documentation Support
- 12.3 Receiving Notification of Documentation Updates
- 12.4 Support Resources
- 12.5 Trademarks

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Meraki Integrated recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Meraki confidential



13. Mechanical, Packaging

13.1 Package Size




Figure 34. Recommended Land Pattern (mm)




Figure 35. MK9118B Top View




Figure 36. MK9118B Side View





Figure 37. MK9118B Side View

Symbol	Dimensions In Millimeters					
Symbol	MIN	MAX				
Α	1.30	1.70				
A1	0.00	0.10				
A2	1.35	1.55				
b	0.33	0.51				
С	0.17	0.25				
D	4.70	5.10				
E	3.80	4.00				
E1	5.80	6.20				
D1	3.05	3.25				
E2	2.16	2.36				
е	1.270(BSC)					
L	0.4	1.27				
θ	0°	8°				

Chistowei




13.2 Reel and Tape Information



Reel Dimensions


Quadrant Assignments for Pin 1 Orientation in Tape



Device	Package	Dino	SPQ	А	В	K	Р	W	Pin1
Device	Type	(pcs)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant	
MK9118B	ESOP-8	8	4000	6.5±0.1	5.4±0.1	2.0±0.1	8±0.1	12±0.1	Q1



13.3 Reel Box Dimensions



Device	Package Type	Pins	SPQ	Length	Width	Height
			(pcs)	(mm)	(mm)	(mm)
MK9118B	ESOP-8	8	8000	360	360	65