

±70V Fault Protected CAN Transceiver with CAN FD

1. Descriptions

MCAN1042 family meets the ISO11898-2(2016) High Speed CAN (Controller Area Network) physical layer standard. All devices support CAN FD networks up to 5 Mbps (megabits per second). Devices with the "V" suffix part numbers have a secondary power supply input for I/O level shifting the input pin thresholds and RXD output level. These devices have a low power standby mode for remote wake request feature. Additionally, all devices incorporate several protection features to enhance device and network robustness.

2. Application

- Automotive and Transportation
 - Body Electronics / Lighting
 - ADAS / Safety
 - Infotainment applications
 - Power Train / Chassis
 - Motor Control
- All devices support highly loaded CAN networks

3. Features

- AEC-Q100 Grade 1
- Meets the ISO 11898-2:2016 and ISO 11898-5:2007 physical layer standards
- Support classic CAN and 5 Mbps CAN FD
- EMC performance: supports SAE J2962-2 and IEC62228-3 (up to 500 kbps) without common mode choke
- I/O Voltage range supports 3.3 V and 5 V MCUs
- Ideal passive behavior when unpowered
- Protection features
 - Bus Fault protection: ±70 V
 - Under-voltage protection on V_{CC} and V_{IO} (V variants only) supply terminals
 - Driver dominant time out (TXD DTO)
 - Data rates down to 10 kbps
- Thermal shutdown protection (TSD)
- Receiver common mode input voltage: ±30 V
- Typical loop delay: 110 ns
- Junction temperatures from -40°C to 150°C
- Available in SOP-8 package and leadless DFN3*3 package

4. Typical Application Diagram




Figure 1. Typical Application Diagram and Performance

5. Order Information

Part Number	Package Type	Package Qty	Eco Plan	MSL	Bus Protection
MCAN1042XAB-Q1	SOP-8	4k/ reel	RoHS & Green	MSL-1	$\pm 70V$
MCAN1042VXAB-Q1	SOP-8	4k/ reel	RoHS & Green	MSL-1	$\pm 70V$
MCAN1042XDB-Q1	DFN3*3	3k/ reel	RoHS & Green	MSL-2	$\pm 70V$
MCAN1042VXDB-Q1	DFN3*3	3k/ reel	RoHS & Green	MSL-2	$\pm 70V$

6. Pin Configuration and Functions




Figure 2. Pin Function (top view)

Table 1. Pin Functions

Pin			I/O	Description
Number	Name	'V' version Name		
1	TXD		Digital Input	CAN transmit data input
2	GND		GND	Ground
3	V _{CC}		Power	Transceiver 5-V supply voltage
4	RXD		Digital Output	CAN receive data output
5	NC	—	—	No Connect
5	—	V _{IO}	Power	Transceiver I/O level shifting supply voltage (Devices with "V" suffix only)
6	CANL		Output	Low level CAN bus input/output line
7	CANH		Output	High level CAN bus input/output line
8	STB		Digital Input	Standby Mode control input (active high)
9	—	EP	GND	Exposed PAD, connect to GND to enhance the thermal performance

7. Specifications

7.1 Absolute Maximum Ratings

		MIN	MAX	UNIT
V _{CC}	5-V bus supply voltage range	−0.3	7	V
V _{IO}	I/O Level Shifting Voltage Range	−0.3	7	V
V _{BUS}	CAN Bus I/O voltage range (CANH, CANL)	−70	70	V
V _(Diff)	Max differential voltage between CANH and CANL	−70	70	V
V _(Logic_Input)	Logic input terminal voltage range (TXD, STB)	−0.3	7 and $V_I \leq V_{IO} + 0.3$	V
V _(Logic_Output)	Logic output terminal voltage range (RXD)	−0.3	7 and $V_I \leq V_{IO} + 0.3$	V
I _{O(RXD)}	RXD (Receiver) output current	−8	8	mA
T _J	Virtual junction temperature range	−40	150	°C
T _{STG}	Storage temperature range	−65	150	°C

7.2 ESD Ratings

			VALUE	UNIT
V _{ESD}	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±6	kV
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±2	kV
Notes: (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process				

7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V _{CC}	5-V Bus Supply Voltage Range	4.5	5.5	V
V _{IO}	I/O Level-Shifting Voltage Range	2.95	5.5	
I _{OH} (RXD)	RXD terminal HIGH level output current	-2		mA
I _{OL} (RXD)	RXD terminal LOW level output current		2	
T _A	Operating temperature	-40	125	°C

7.4 Thermal Information

Thermal Metric		MCAN1042		UNIT
		SOP-8	DFN 3*3	
R _{θJA}	Junction-to-air thermal resistance	98	—	°C/W
R _{θJC(TOP)}	Junction-to-case (top) thermal resistance	43	10	°C/W
T _{TSD}	Thermal shutdown temperature	180	180	°C
T _{TSD_HYS}	Thermal shutdown hysteresis	20	20	°C

7.5 Electrical Characteristics

Over recommended operating conditions with $T_A = -40^\circ\text{C}$ to 125°C .

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
I_{CC}	Normal mode (Dominant)	$R_L = 60\ \Omega$, $STB = 0\ \text{V}$, $TXD = 0\ \text{V}$, $C_L = \text{open}$, $R_{CM} = \text{open}$, see Figure 7.		42	70	mA
		$R_L = 50\ \Omega$, $STB = 0\ \text{V}$, $TXD = 0\ \text{V}$, $C_L = \text{open}$, $R_{CM} = \text{open}$, see Figure 7.		46	80	mA
	Normal mode (Recessive)	$R_L = 50\ \Omega$, $TXD = V_{IO}$, $STB = 0\ \text{V}$, $C_L = \text{open}$, $R_{CM} = \text{open}$, see Figure 7.		2.2	3	mA
	Standby mode	Devices with the "V" suffix (I/O level-shifting) $R_L = 50\ \Omega$, $STB = V_{IO}$, $TXD = V_{IO}$, $C_L = \text{open}$, $R_{CM} = \text{open}$, see Figure 7.		0.5	2	μA
		Devices without the "V" suffix (5-V only) $R_L = 50\ \Omega$, $TXD = V_{CC}$, $STB = V_{CC}$, $C_L = \text{open}$, $R_{CM} = \text{open}$, see Figure 7.		12.5	22	μA
I_{IO}	Normal mode (Dominant)	Devices with the "V" suffix (I/O level-shifting) $TXD = 0\ \text{V}$, $STB = 0\ \text{V}$, R_{XD} floating.		70	210	μA
	Normal mode (Recessive)	Devices with the "V" suffix (I/O level-shifting) $TXD = V_{IO}$, $STB = 0\ \text{V}$, R_{XD} floating.		30	90	μA
	Standby mode	Devices with the "V" suffix (I/O level-shifting) $TXD = STB = V_{IO}$, $V_{CC} = 0$ or $5.5\ \text{V}$.		12	22	μA

UV _{VCC}	Rising undervoltage detection on V _{CC}	All devices		4.05	4.4	V
	Falling undervoltage detection on V _{CC}		3.5	3.85	4.25	V
V _{HYS(UV_{VCC})}	Hysteresis voltage on UV _{VCC}			200		mV
UV _{VIO}	Undervoltage detection on V _{IO}	Devices with the "V" suffix (I/O level shifting)	1.3		2.75	V
V _{HYS(UV_{VIO})}	Hysteresis voltage on UV _{VIO}			400		mV

STB Terminal (Mode Select Input)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IH}	High-level input voltage	Devices with the "V" suffix (I/O level shifting)	0.7			V _{IO}
	High-level input voltage	Devices without the "V" suffix (5-V only)	2			V
V _{IL}	Low-level input voltage	Devices with the "V" suffix (I/O level shifting)			0.3	V _{IO}
	Low-level input voltage	Devices without the "V" suffix (5-V only)			0.8	V
I _{IH}	High-level input leakage current	STB = V _{CC} = V _{IO} = 5.5 V.	-2		2	μA
I _{IL}	Low-level input leakage current	STB = 0 V, V _{CC} = V _{IO} = 5.5 V.	-20	-13	-2	μA
I _{LKG(OFF)}	Unpowered leakage current	STB = 5.5 V, V _{CC} = V _{IO} = 0 V.	-1		1	μA

TXD Terminal (CAN transmit Data Input)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IH}	High-level input voltage	Devices with the "V" suffix (I/O level shifting)	0.7			V _{IO}
	High-level input voltage	Devices without the "V" suffix (5-V only)	2			V
V _{IL}	Low-level input voltage	Devices with the "V" suffix (I/O level shifting)			0.3	V _{IO}
	Low-level input voltage	Devices without the "V" suffix (5-V only)			0.8	V
I _{IH}	High-level input current	TXD = V _{CC} = V _{IO} = 5.5 V.	-2	0	2	μA
I _{IL}	Low-level input current	TXD = 0 V, V _{CC} = V _{IO} = 5.5 V.	-50	-25	-10	μA
I _{LKG(OFF)}	Unpowered leakage current	TXD = 5.5 V, V _{CC} = V _{IO} = 0 V.	-1		1	μA
C _i	Input capacitance			2.5		pF

RXD Terminal (CAN Receive Data Output)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OH}	High-level output voltage	Devices with the "V" suffix (I/O level shifting) I _O = -2 mA, See Figure 10.	0.8			V _{IO}
		Devices without the "V" suffix (5-V only) I _O = -2 mA, See Figure 10.	4	4.6		V
V _{OL}	Low-level output voltage	Devices with the "V" suffix (I/O level shifting) I _O = +2 mA, See Figure 10.			0.2	V _{IO}
		Devices without the "V" suffix (5-V only) I _O = +2 mA, See Figure 10.		0.2	0.4	V
I _{LKG(OFF)}	Unpowered leakage current	RXD = 5.5 V, V _{CC} = 0 V, V _{IO} = 0 V.	-1		1	μA

DRIVER Electrical Characteristics

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V _{O(DOM)}	Bus output voltage (Dominant)	STB = 0 V, TXD = 0 V, 50 Ω ≤ R _L ≤ 65 Ω, C _L = open, R _{CM} = open, See Figure 8.	CANH	2.75		4.5	V
			CANL	0.5		2.25	V
V _{O(REC)}	Bus output voltage (Recessive)	TXD = V _{CC} or V _{IO} , V _{IO} = V _{CC} , STB = 0 V, R _L = open, R _{CM} = open, See Figure 8.	CANH	2	0.5*V _{CC}	3	V
			CANL	2	0.5*V _{CC}	3	V
V _{O(STB)}	Bus output voltage (Standby mode)	STB = V _{IO} , R _L = open, R _{CM} = open, See Figure 8.	CANH	-0.1	0	0.1	V
			CANL	-0.1	0	0.1	V
			CANH-CANL	-0.2	0	0.2	V
V _{OD(DOM)}	Differential output voltage (Dominant)	STB = TXD = 0 V, 45 Ω ≤ R _L ≤ 50 Ω, C _L = open, R _{CM} = open, See Figure 8.		1.4		3	V
		STB = TXD = 0 V, 50 Ω ≤ R _L ≤ 65 Ω, C _L = open, R _{CM} = open, See Figure 8. ⁽²⁾		1.5		3	V
		STB = TXD = 0 V, R _L = 2240 Ω, C _L = open, R _{CM} = open, See Figure 8.		1.5		5	V
V _{OD(REC)}	Differential output voltage (Recessive)	TXD = V _{IO} , STB = 0 V, R _L = 60 Ω, C _L = open, R _{CM} = open, See Figure 8.		-12		12	mV
		TXD = V _{IO} , STB = 0 V, R _L = open, C _L = open, R _{CM} = open, See Figure 8.		-50		50	mV

V_{SYM}	Output symmetry (Dominant or Recessive)	TXD = V_{IO} , STB = 0 V, $R_L = 60\ \Omega$, $C_{split} = 4.7\ nF$, $C_L = open$, $R_{CM} = open$, See Figure 8.	0.9		1.1	V/V
V_{SYM_DC}	DC output symmetry	STB = 0 V, $R_L = 60\ \Omega$, $C_L = open$, $R_{CM} = open$, See Figure 8.	-0.4		0.4	V
$I_{OS(SS_DOM)}$	Short-circuit steady-state output current, dominant, Normal mode	STB = 0 V, $V_{CANH} = -15\ V\ to\ 40\ V$, $CANL = open$, TXD = 0 V, See Figure 8.	-115			mA
		STB = 0 V, $V_{CANL} = -15\ V\ to\ 40\ V$, $CANH = open$, TXD = 0 V, See Figure 8.			115	mA
$I_{OS(SS_REC)}$	Short-circuit steady-state output current, recessive, Normal mode	STB = 0 V, $-27\ V \leq V_{BUS} \leq 32\ V$, $V_{BUS} = V_{CANH} = V_{CANL}$, TXD = V_{IO} .	-5		5	mA

Receiver Electrical Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{CM}	Common mode range, Normal mode.	STB = 0 V.	-30		30	V
V_{IT+}	Positive-going input threshold voltage, Normal mode.	STB = 0 V, TXD = V_{IO} , -20 V $\leq V_{CM} \leq$ +20 V.			900	mV
V_{IT-}	Negative-going input threshold voltage, Normal mode.		500			mV
V_{IT+}	Positive-going input threshold voltage, Normal mode.	STB = 0 V, TXD = V_{IO} , -30 V $\leq V_{CM} \leq$ +30 V.			1000	mV
V_{IT-}	Negative-going input threshold voltage, Normal mode.		400			mV
V_{HYS}	Hysteresis voltage	STB = 0 V.		120		mV
V_{CM_STB}	Common mode range, Standby mode.	STB = V_{IO} , 2.95 V $\leq V_{IO} \leq$ 5.5 V.	-12		12	V
		NO V_{IO} , STB = V_{CC} .	-12		12	V
$V_{IT(STB)}$	Input threshold voltage, Standby mode.	STB = V_{CC} or V_{IO} .	400		1150	mV
$I_{LKG(OFF)}$	Power-off bus input leakage current	$V_{CANH} = V_{CANL} = 5$ V, $V_{CC} = V_{IO} = 0$ V.			4.8	μ A
C_i	Input capacitance to ground (CANH or CANL) ⁽³⁾	TXD = V_{CC} , $V_{IO} = V_{CC}$.		24		pF
C_{ID}	Differential input capacitance (CANH to CANL) ⁽³⁾	TXD = V_{CC} , $V_{IO} = V_{CC}$.		12		pF

R_{ID}	Differential input resistance	STB = 0 V, TXD = V_{CC} = V_{IO} = 5 V, $-30\text{ V} \leq V_{CM} \leq 30\text{ V}$.	40		90	k Ω
R_{IN}	Input resistance (CANH or CANL)		20		45	k Ω
$R_{IN(M)}$	Input resistance matching	$V_{CANH} = V_{CANL} = 5\text{ V}$.	-2%		+2%	

Device Switching Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
$t_{PROP(LOOP1)}$	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	STB = 0 V, $R_L = 60\ \Omega$, $C_L = 100\ \text{pF}$, $C_{L(RXD)} = 15\ \text{pF}$, See Figure 11.		90	160	ns
$t_{PROP(LOOP2)}$	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive			110	175	ns
t_{MODE}	Mode change time, from Normal to Standby or from Standby to Normal	See Figure 13.		10	45	μs
t_{WK_FILTER}	Filter time for valid wake up pattern	See Figure 16.	0.5		1.8	μs
$t_{WK_TIMEOUT}$	Wake up timeout value	See Figure 16.	0.8		6	ms

Driver Electrical Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{pHR}	Propagation delay time, high TXD to driver recessive (Dominant to Recessive)	STB = 0 V, $R_L = 60\ \Omega$, $C_L = 100\text{ pF}$, $R_{CM} = \text{open}$, See Figure 7, See Figure 8.		70		ns
t_{pLD}	Propagation delay time, low TXD to driver dominant (Recessive to Dominant)			50		ns
$t_{sk(p)}$	Pulse skew ($ t_{pHR} - t_{pLD} $)			20		ns
t_R	Differential output signal rise time			40		ns
t_F	Differential output signal fall time			40		ns
t_{TXD_DTO}	Dominant timeout	STB = 0 V, TXD = 0 V, $R_L = 60\ \Omega$, $C_L = \text{open}$, See Figure 7, See Figure 13.	1.2		3.8	ms

Receiver Switching Characteristic

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{pRH}	Propagation delay time, bus recessive input to high output (Dominant to Recessive)	STB = 0 V, $C_{L(RXD)} = 15$ pF, See Figure 10, See Figure 11.		50		ns
t_{pDL}	Propagation delay time, bus dominant input to low output (Recessive to Dominant)			35		ns
t_R	RXD Output signal rise time ⁽³⁾			10		ns
t_F	RXD Output signal fall time ⁽³⁾			10		ns

FD Timing Parameters

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
$t_{\text{BIT(BUS)}}$	Bit time on CAN bus output pins with $t_{\text{BIT(TXD)}} = 500 \text{ ns}$	STB = 0 V, $R_L = 60 \Omega$, $C_L = 100 \text{ pF}$, $C_{L(\text{RXD})} = 15 \text{ pF}$, See Figure 10.	435		530	ns
	Bit time on CAN bus output pins with $t_{\text{BIT(TXD)}} = 200 \text{ ns}$		155		210	ns
$t_{\text{BIT(RXD)}}$	Bit time on RXD output pins with $t_{\text{BIT(TXD)}} = 500 \text{ ns}$		400		550	ns
	Bit time on RXD output pins with $t_{\text{BIT(TXD)}} = 200 \text{ ns}$		120		220	ns
Δt_{REC}	Receiver timing symmetry with $t_{\text{BIT(TXD)}} = 500 \text{ ns}$	$R_L = 60 \Omega$, $C_L = 100 \text{ pF}$, $C_{L(\text{RXD})} = 15 \text{ pF}$, $\Delta t_{\text{REC}} = t_{\text{BIT(RXD)}} - t_{\text{BIT(BUS)}}$, See Figure 10.	-35		20	ns
	Receiver timing symmetry with $t_{\text{BIT(TXD)}} = 200 \text{ ns}$		-35		10	ns

Notes:

- (1) All typical values are at 25 °C and supply voltages of $V_{\text{CC}} = 5 \text{ V}$ and $V_{\text{IO}} = 5 \text{ V}$, $R_L = 60 \Omega$.
- (2) All parameters are measured at $T_A = 25 \text{ °C}$ (unless otherwise noted).
- (3) Not tested in production; characterized at bench.

7.6 Typical Characteristics




Figure 3. $V_{OD(D)}$ over Temperature




Figure 4. $V_{OD(D)}$ over V_{CC}




Figure 5. I_{CC} Recessive over Temperature




Figure 6. Total Loop Delay over Temperature

7.7 Parameter Measurement Information




Figure 7. Driver Test circuit




Figure 8. Driving characteristic measurement

- A. The input pulse TXD is supplied by a generator with the following characteristics: $t_R \leq 10\text{ns}$, $t_F \leq 10\text{ns}$. The rising edge and the falling edge of the TXD should be as fast as possible.
- B. C_L includes instrumentation and capacitance introduced by other CAN nodes.




Figure 9. Bus Logic State and Voltage Definitions





Figure 10. CAN FD Timing Parameter Measurement




Figure 11. $T_{PROP(LOOP)}$ and Receiver Parameter Measurement




Figure 12. Driver Waveform and Parameter Measurement




Figure 13. t_{MODE} Measurement




Figure 14. TXD Dominant Timeout Parameter Measurement

8. Detailed Description

8.1 Overview

MCAN1042 family are the interface between CAN controller and physical layers and are used to convert digital signals to differential signals. They are designed for data rates up to 5 Mbps for CAN FD and enhanced higher data rates in long and highly-loaded networks. These CAN transceivers meet the ISO11898-2(2016) physical layer standard. MCAN1042 with low electromagnetic emission and improved electromagnetic immunity, enhances the robustness in complex network. MCAN1042 is a stand-alone transceiver with Standby mode allowed for low current consumption. These devices provide several protection features to enhance device robustness in some abnormal situations.

8.2 Functional Block Diagram




Figure 15. Function Block Diagram

8.3 Feature Description

8.3.1 Normal Mode

Normal mode is selected when a low-level voltage is connected to STB pin. In this mode, both transmitter and receiver are enabled. The transmitter can convert digital data into differential data on the bus lines and the receiver converts the transmitter data on the bus lines into the digital data and outputs to pin RXD. The common-mode voltage on the bus lines is controlled internally and are optimized to guarantee the lowest possible EMC.

8.3.2 Standby Mode

When there is no activity on the bus lines, transceiver can enter Standby mode to reduce the current consumption further by putting pin STB high. The bus lines are biased to ground to minimize the supply current in Standby mode. Transmitter cannot convert digital data into differential data on the bus lines and the high-speed receiver blocks are turned off to reduce supply current. The low-power receiver monitors the bus lines and is supplied by VIO even though the pin VCC is not supplied. In Standby mode, the pin RXD remains high until there are any activities occurring on the bus. When any activities exist on the bus, only the signals longer than t_{WK_FILTER} are reflected on pin RXD. Pin RXD goes low to signal a wake-up request when recognize WUP signals, then MCU can push pin STB low to change MCAN1042 to Normal mode.

8.3.3 TXD Dominant Timeout (DTO)

During Normal mode, the TXD DTO circuit prevents the transceiver from driving bus lines permanently dominant and blocking Normal network communication in event of hardware or software failure. When TXD is held dominant longer than t_{TXD_DTO} , the DTO circuit would disable the CAN bus driver until a rising edge on TXD happens. This releases the bus lines to recessive state for communication between other nodes on the network during a TXD dominant timeout time. The TXD dominant time-out time also defines the minimum possible bit rate.

8.3.4 Internal Biasing of TXD and STB Input Pins

If TXD and STB are left floating, pins TXD and STB have internal pull-up resistors (to VIO) to ensure a defined state. It is helpful to minimize supply current in Standby mode.

8.3.5 Thermal Shutdown Protection (TSD)

MCAN1042 turns off the CAN driver circuits if the junction temperature exceeds the thermal shutdown temperature 180°C . The CAN bus lines will be recessive and block the TXD-to-Bus transmission path until the junction temperature drops at least below 160°C , which is the thermal shutdown temperature minus the thermal shutdown hysteresis. MCAN1042 minimizes the operating current by blocking the TXD-to-Bus path while keeping the Receiver-to-RXD path operational during TSD.

8.3.6 Undervoltage Detection on Pins VCC and VIO

MCAN1042 places the device in protected mode if VCC or VIO drops below the UVLO threshold. If VCC drops below the UVVCC, the transceiver enters the operation states shown on Table 3. If VIO drops below the UVVIO, the bus output is high impedance and the transceiver disengages from the bus until VIO recovered. This protects the bus during under-voltage detection at either VCC or VIO supply terminals.

8.3.7 Over Current Protection

During Normal mode, the over-current-protection (OCP) circuitry prevents MCAN1042 from damages by limiting the max working current when the CAN bus connects to the battery incorrectly. OCP circuitry limits the current flowing into MCAN1042 when an incorrect voltage is put on the CANH/CANL.

8.3.8 Unpowered Device

The device is designed to be ideal passive if it is unpowered. There is extremely low leakage current through the bus and the logic terminals when the unpowered device is connected to the CAN network. This is critical if some nodes of the network are unpowered while the rest of the network remains in operation. All terminals have extremely low leakage currents when the device is unpowered to avoid loading down other CAN nodes.

8.3.9 Wake Up Pattern (WUP) in Standby Mode

The MCAN1042 family uses a remote wake request feature to indicate to MCU that the bus is active, and to return to Normal mode from Standby mode. The devices use the multiple filtered dominant wake up pattern to wake up nodes under Standby mode. Once a WUP has been received, the RXD output follows the BUS signal with special pattern to indicate to the host controller that the node should return to Normal mode. The WUP contains a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. Bus signals that last less than $t_{WK_FILTER}(MIN)$ will be ignored. The WUP should finish within $t_{WK_TIMEOUT}$, otherwise it is not a valid WUP. Bus signals that last more than $t_{WK_FILTER}(MIN)$ but less than $t_{WK_FILTER}(MAX)$ may not be viewed as a valid WUP. Bus signals that last more than $t_{WK_FILTER}(MAX)$ will always be detected as part of valid WUP. Once the full WUP has been detected, the device starts to drive the RXD output to follow the BUS signal with some special pattern. Once the first filtered dominant signal is received, the low-power receiver starts waiting for the filtered recessive signal and the other bus traffic lasted less than $t_{WK_FILTER}(MIN)$ will not reset the monitor. After receiving the second dominant signal longer than t_{WK_FILTER} , the device will drive the RXD to be low for the remainder of any dominant signal. For an additional layer of robustness and to prevent MCAN1042 from false wake-ups, the device implements a wake-up timeout feature. In order to have a successful remote wake-up event, the entire WUP must be received within the timeout value $t \leq t_{WK_TIMEOUT}$. If not, the internal logic is reset and the transceiver remains in current state without waking up.




Figure 16. Wake Up Pattern

8.4 Device Functional Modes

The device operates in two modes: Normal mode and Standby mode. A low level on pin STB selects Normal mode. Both the driver and receiver are enabled and RXD mirrors bus state when the device operates in Normal mode. A high level on pin STB selects Standby mode, during which both the driver and receiver are disabled with only the low-power receiver monitoring the bus line, and the RXD output is high (VIO provided). The low-power receiver and bus monitor circuits are enabled to allow for RXD wake-up requests. The bus voltage is biased to ground in Standby mode. Once the low power receiver detects the wake-up pattern, RXD pin is pulled down to indicate to MCU with RXD following the CAN bus with tWK_FILTER . The local controller should monitor RXD for transitions from high to low and reactivate the device to normal mode by pulling the STB pin low.

8.4.1 CAN Bus States

The CAN bus has two states during operation on the Normal mode: dominant and recessive. In the dominant bus state, CAN bus is driven differentially, corresponding to a logic low on TXD and RXD. In recessive state, the bus is biased to $VCC/2$ via high-resistance internal input resistors R_{IN} , corresponding to a logic high on TXD and RXD. Low Power Standby mode is activated by setting STB terminal high and CAN bus is biased to ground via internal high resistance input resistors R_{IN} .




Figure 17. Bus Bias Unit and Receiver




Figure 18. Bus State and Bus Bias

Table 2. Performance with STB Control (Device with the V suffix)

STB	MODE	DRIVER	RECEIVER	BUS BIAS	RXD
LOW	Normal Mode	Enabled	Enabled	$V_{CC}/2$	Mirror Bus
HIGH	Standby Mode	Disabled	Disabled Low Power Receiver is active	ground	High

Table 3. Under-voltage Lockout (Devices with the V suffix)

V_{CC}	V_{IO}	STATE	TRANSMITTER	RECEIVER	RXD
$> UV_{VCC}$	$> UV_{VIO}$	STB=Low Normal	Enable	High speed receiver	Mirror Bus ⁽¹⁾
		STB=High Standby	Disable	Low power receiver ⁽²⁾	Bus Wake RXD Request
$< UV_{VCC}$	$> UV_{VIO}$	STB=Low Protected Mode	Disable	Disable	High
		STB=High Standby	Disable	Low speed receiver	Bus Wake RXD Request
$> UV_{VCC}$	$< UV_{VIO}$	Protected Mode	Disable	Disable	High impedance
$< UV_{VCC}$	$< UV_{VIO}$	Protected Mode	Disable	Disable	High impedance

Notes:

- (1) Mirror bus state: logic low if CAN bus is dominant, logic high if CAN bus is recessive.
- (2) Low power receiver: receiver monitors the bus activity and accepts bus wake up request.

8.4.2 Driver and Receiver Function Tables

Table 4. Driver Function Table

DEVICE	CAN DIFFERENTIAL INPUTS		BUS STATE
	STB	TXD	
All Devices	L	L	Dominant
		H or Open	Indetermined
	H or Open	X	Recessive

Table 5. Receiver Function Table

DEVICE MODE	CAN DIFFERENTIAL INPUTS	BUS STATE	RXD TERMINAL
Normal	$V_{ID} \geq V_{IT+(MAX)}$	Dominant	L
	$V_{IT-(MIN)} < V_{ID} < V_{IT+(MAX)}$	Indetermined	Indetermined
	$V_{ID} \leq V_{IT-(MIN)}$	Recessive	H

9. Application and Implementation

9.1 Application Information

The CAN transceivers with a host microprocessor are typically used in automotive and industrial applications. MCAN1042 can be configured for both 5V and 3.3V microprocessor application. MCAN1042 is typically used in the following network shown on Figure 19, and the bus termination should be placed on the two far end.

9.2 Typical Applications




Figure 19. Typical CAN Bus Application

9.3 CAN Termination

The characteristic impedance of the twisted pair cable is required to be equal to the characteristic impedance of the line. The terminated resistors need to place at the both end of the cable to prevent signal reflections. Stubs should be kept as short as possible to reduce unnecessary signal reflections. In order to keep common-mode voltage stable, especially in the high ambient temperature environment, split termination should be used.




Figure 20. Termination

The family of transceivers are suitable for both 5-V only applications and 3.3 V application where devices with the V suffix are used for 3.3 V micro-controller.




Figure 21. Typical CAN Bus Application with 5V MCU




Figure 22. Typical CAN Bus Application with 3.3V MCU

10. Power Supply Recommendations

The devices are designed to operate from input supply voltage V_{CC} between 4.5 V and 5.5 V and I/O level shifting supply voltage V_{IO} between 2.95 V and 5.5 V. Both supply inputs should be regulated where a bulk capacitance should be placed near the pin V_{CC} and a bypass capacitor should place as close as the V_{IO} supply pin. It helps reduce supply ripple and compensate for the parasitic capacitance and inductance on the designed PCB power plane. If the ripple on the supply pin is not acceptable, capacitor with greater capacitance should be adopted.

11. Layout

Reliable CAN bus design needs to use external transient protection device to protect the CAN device from suffering surge transients in the environment. Devices can deal with some ESD problems with the ESD protection inside. However, PCB design needs to consider higher levels of ESD immunity and external protection device such as TVS diodes needs to be used.

11.1. Layout Guidelines

- Place the protection circuitry as close to the bus connector.
- Use supply and ground planes to provide low inductance.
- Bypass capacitors should place as close to V_{CC} .
- Split termination is recommended to reduce common-mode EMI emission.
- In order to limit current of the TXD, RXD and STB line, serial resistor may be used.
- For devices with level shifting, bypass capacitors should be placed as close to V_{IO} . For devices without level shifting, left the pin floating.

11.2. Layout Example




Figure 23. Layout Example

12. Device and Documentation Support

12.1. Device Support

12.2. Documentation Support

12.3. Receiving Notification of Documentation Updates

12.4. Support Resources

12.5. Trademarks

12.6. Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Meraki Integrated recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7. Glossary

13. Mechanical, Packaging

13.1 SOP-8 Package Size




Figure 24. SOP-8 Top View




Figure 25. SOP-8 Side View



Figure 26. SOP-8 Side View

Symbol	Dimensions In Millimeters	
	MIN	MAX
A	1.3	1.75
A1	0.05	0.25
A2	1.25	1.65
b	0.33	0.51
c	0.2	0.25
D	4.7	5.1
E	5.8	6.2
E1	3.8	4.0
e	1.270(BSC)	
L	0.4	1.27
θ	0°	8°

13.2 SOP-8 Recommended Land Pattern




Figure 27. Recommended SOP-8 Land Pattern

13.3 DFN 3*3 Package Size




Figure 28. DFN 3*3 Top View




Figure 29. DFN 3*3 Side View




Figure 30. DFN 3*3 Side and Bottom View

SYMBOL	Millimeter		
	MIN	NOM	MAX
A	0.7	0.75	0.8
A1	-	0.02	0.05
b	0.25	0.30	0.35
c	0.18	0.20	0.25
D	2.90	3.00	3.10
D2	2.40	2.50	2.60
e	0.65 BSC		
Nd	1.95 BSC		
E	2.90	3.00	3.10
E2	1.45	1.55	1.65
L	0.30	0.40	0.50
h	0.20	0.25	0.30

13.4 DFN 3*3 Recommended Land Pattern




Figure 31. DFN 3*3 Land Pattern Data

14 Reel and Tape Information





Figure 32. Reel Dimensions



Device	Package Type	Pins	SPQ (pcs)	A (mm)	B (mm)	K (mm)	P (mm)	W (mm)	Pin1 Quadrant
MCAN1042XAB	SOP-8	8	4000	6.5±0.1	5.4±0.1	2.0±0.1	8±0.1	12±0.1	Q1
MCAN1042VXAB	SOP-8	8	4000	6.5±0.1	5.4±0.1	2.0±0.1	8±0.1	12±0.1	Q1
MCAN1042XDB	DFN 3*3	8	3000	3.3±0.1	3.3±0.1	1.1±0.1	8.0±0.1	12.0±0.3	Q2
MCAN1042VXDB	DFN 3*3	8	3000	3.3±0.1	3.3±0.1	1.1±0.1	8.0±0.1	12.0±0.3	Q2

Figure 33. Tape Dimensions and Quadrant Assignments for PIN 1 Orientation in Tape

15 Tape and Reel Box Dimensions




Figure 34. Box Dimensions

Device	Package Type	Pins	SPQ (pcs)	Length (mm)	Width (mm)	Height (mm)
MCAN1042XAB	SOP-8	8	8000	360	360	65
MCAN1042VXAB	SOP-8	8	8000	360	360	65
MCAN1042XDB	DFN 3*3	8	3000	360	360	65
MCAN1042VXDB	DFN 3*3	8	3000	360	360	65