

Dual Synchronous Rectifier Controller

1. Description

The MK1626 is a dual-channel synchronous rectifier (SR) controller for high performance power system. With the ultra-low quiescent current, appropriate gate drive method and independent sampling input, the MK1626 can achieve maximum efficiency under different load conditions. The MK1626 operates over a wide supply voltage range from 4.6V to 36V, which is suitable for a variety of application scenarios. With dual-channel drivers and independent differential sampling, it is easy to use. The extremely low turn-off propagation delay time (10ns) and high sink current (~2.5A) capability of the driver reduce SR MOSFET VDS stress. The unique VG clamping circuit prevents VG from turning on by fast rising at VD pin under low VCC condition, that avoids the shoot through between primary side and secondary side during system startup. The MK1626 has appropriate logical protection features, two-channel interlock logic with proper interlock time to make the system more reliable.

2. Applications

- AC/DC Adapters for Mobile Phone and Notebook
- Industrial Power Supplies
- Desktop All-in-one PC Power Supplies
- High Power Density Power Supplies

3. Features

- Wide VCC Voltage Range from 4.6V-36V
- Ultra-Low Quiescent Current <100uA
- Reduces the Chance of False Triggering in Discontinuous Conduction Mode (DCM)
- 10ns Fast Turn-off Delay
- VGA/VGB Clamping Circuit for Low Vth SR MOSFET
- -3V Drain Voltage Spike Tolerance
- True Differential Inputs for VDS Sensing of Each SR MOSFET
- Interlock Logic Between Two-Channel
- Adaptive Gate Drive for Maximum Efficiency
- Available in SOP-8 Package

4. Typical Application




Figure 1. Typical Application Diagram

5. Order Information

Order Part Number	Descriptions
MK1626XAB	SOP-8, tape, 4000 pcs/reel
MK1626XAD	ESOP-8, tape, 4000 pcs/reel

6. Pin Configuration and Functions




Figure 2. Pin Function (top view)

Table 1. Pin Functions

Pin		Description
NO.	Name	
1	VGB	B channel MOSFET gate drive output.
2	GND	Analog ground.
3	VDB	B channel MOSFET drain sense input.
4	VS	B channel MOSFET source sense input.
5	VSA	A channel MOSFET source sense input.
6	VDA	A channel MOSFET drain sense input.
7	VCC	Supply voltage.
8	VGA	A channel MOSFET gate drive output.

7. Specifications

7.1. Absolute Maximum Ratings ⁽¹⁾

Symbol	Parameter	MIN	MAX	UNIT
VCC	supply voltage VCC	-0.3	38	V
VGA/VGB ⁽²⁾	voltage on pin VGA and VGB	-0.3	14	
VDA/VDB	drain sense voltage VDA and VDB	-1	105	
VDA/VDB ⁽³⁾	drain sense voltage VDA and VDB	-3	115	
VSA/VS	source sense voltage VSA and VSB	-0.4	0.4	
T _J	operating junction temperature,	-40	150	°C
T _{stg}	storage temperature	-55	150	
T _{sld}	soldering temperature (10 second)		260	

Notes:

- (1) Stresses beyond the "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated in "RECOMMENDED OPERATING CONDITIONS". Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- (2) Output pin not to be voltage driven.
- (3) Repetitive Pulse<200ns.

7.2. ESD Ratings

		VALUE	UNIT
Electrostatic discharge V _{ESD}	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±2000	V

Notes:

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

7.3. Moisture Sensitivity Level

Moisture Sensitivity Level	SOP-8	MSL3
	ESOP-8	MSL3

7.4. Recommended Operating Conditions

		MIN	MAX	UNIT
Recommended Operation Conditions	VCC supply voltage	4.6	36	V
	drain sense voltage VDA and VDB	-0.7	100	
	operating junction temperature. (T _J)	-40	125	°C

7.5. Thermal Information

			VALUE	UNIT
Package Thermal Resistance ⁽¹⁾	SOP-8	θ_{JA} (Junction to ambient)	146	°C/W
		θ_{JC} (Junction to case)	70	
	ESOP-8	θ_{JA} (Junction to ambient)	49	°C/W
		θ_{JC} (Junction to case)	15	

Note:

(1) Measured on JESD51-7, 4-layer PCB.

7.6. Electrical Characteristics


$-40^{\circ}\text{C} \leq T_A = T_J \leq 125^{\circ}\text{C}$. All Voltages are measured with respect to ground (pin 2). Currents are positive when flowing into the IC, unless otherwise specified.

Parameter		Test Conditions	MIN	TYP	MAX	UNIT
Supply voltage Management						
V_{CC-ON}	VCC UVLO rising		4.2	4.4	4.6	V
V_{CC-OFF}	VCC UVLO falling		4.0	4.20	4.4	V
$V_{CC-HYST}$	VCC UVLO hysteresis			0.2		V
I_{CC}	Operating supply current	VCC=12V, VDA=VDB=0V		0.85	1.2	mA
Synchronous rectification sense input						
V_{DS-reg}	$V_{DA(B)} - V_{SA(B)}$ Adjusting voltage	VCC=8V	-50	-25		mV
V_{ON-th}	$V_{DA(B)} - V_{SA(B)}$ Turn-on threshold voltage	VCC=12V	-470	-300	-130	mV
V_{OFF-th}	$V_{DA(B)} - V_{SA(B)}$ Turn-off threshold voltage	VCC=13V			170	mV
T_{D-on}	Turn-on propagation delay time	$C_{LOAD} = 0\text{nF}$, VD step down from 3V to -0.3V, measure VG rising to 1V	45	55	80	ns
T_{D-off}	Turn-off propagation delay time	$C_{LOAD} = 0\text{nF}$, VD step up from -0.3V to 3V, measure VG falling to 90% of V_{G-H}	5	10	15	ns
T_{B-on}	Turn-on blanking time ⁽¹⁾	$C_{LOAD} = 0\text{nF}$, VCC=12V		0.8		μs
T_{B-off}	Turn-off blanking time	$C_{LOAD} = 0\text{nF}$, VCC=12V	0.65	0.8		μs
T_d	Two-channel interlock time	$C_{LOAD} = 0\text{nF}$, VCC=12V	50	65	80	ns
V_{B-off}	$V_{DA(B)} - V_{SA(B)}$ Turn-off threshold during turn-on blanking time ⁽¹⁾			0.5		V
Gate Driver						
$V_{G-H}(\text{high})$	Maximum gate voltage	VGA/VGB at VCC=5V	4.8	4.9	5.0	V
		VGA/VGB at VCC=12V	9.0	10.5	12.0	V
		VGA/VGB at VCC=24V	9.0	10.5	12.0	V
I_{VG-H}	Maximum source current ⁽¹⁾			-0.25		A
I_{VG-L}	Maximum sink current ⁽¹⁾			2.5		A
R_{sink}	Pull-down impedance ⁽¹⁾	$I_{LOAD} = 100\text{mA}$		0.9		Ω

Note:


(1) Values are verified by characterization on bench, not tested in production.

7.7. Typical Characteristics



VCC=12V, C_{LOAD}=0nF

Figure 3. Turn-Off Delay vs Temperature



VCC=12V, C_{LOAD}=0nF

Figure 4. Turn-On Delay vs Temperature




Figure 5. VCC Breakdown Voltage vs Temperature




Figure 6. VDA/B Breakdown Voltage vs Temperature




Figure 7. Adjusting Voltage vs Temperature






Figure 8. VCC UVLO Rising vs Temperature



Vin=230VAC, Vout=20V, Iout=0.1A

Figure 9. Operation in 300W LLC Converter




Vin=230VAC, Vout=20V, Iout=15A

Figure 10. Operation in 300W LLC Converter




Vin=230VAC, Vout=20V, Iout=1A Turn-Off

Figure 11. Operation in 300W LLC Converter




Vin=230VAC, Vout=20V, Iout=0.1A Turn-On

Figure 12. Operation in 300W LLC Converter



Vout=15V, Iout=300A, 0A~300A Dynamic test

Figure 13. Operation in 4.5kW LLC Converter



Vout=15V, Iout=300A Turn-on

Figure 14. Operation in 4.5kW LLC Converter

8. Detailed Description

8.1. Overview

The MK1626 is a dual-channel synchronous rectifier controller capable of driving two N-Channel power MOSFETs in resonant converter applications. This controller has dual differential sampling inputs to detect the voltage difference between the drain and source of each SR MOSFET.

The gate voltage is adjusted consistently with the VDS voltage. The control strategy of the chip is easy to implement and straight-forward.

The unique VG clamping circuit works well to prevent VG from turning on by quickly rising at the VD pin with no VCC. Extremely low turn-off propagation delay time (10ns) and high sink current (~2.5A) capability of the driver reduce SR MOSFET VDS stress. Internal two-channel interlock logic with proper interlock time makes the system more reliable.

8.2. Functional Block Diagram




Figure 15. Block Diagram

8.3.Feature Description

8.3.1. VCC Power Supply and Undervoltage Lockout

The MK1626 operates from a supply voltage of 4.6V to 36V. This feature makes MK1626 suitable for a variety of application scenarios. For the best performance, Use a typical 0.1uF decoupling capacitor as close as possible between the VCC and GND pins of MK1626. A VCC bypass capacitor (1uF to 10uF) in parallel to the decoupling capacitor is also recommended to reduce noise ripple during switching.

MK1626 has an internal undervoltage lockout (UVLO) protection feature in the VCC supply circuit blocks. When the voltage on the VCC pin exceeds V_{CC-ON} , the controller leaves the UVLO state and activates the SR circuitry. When VCC voltage drops to below V_{CC-OFF} , the controller re-enters the UVLO state.

8.3.2. Conduction Phase

When the absolute voltage difference of VDS is greater than V_{ON-th} , the corresponding gate driver output turns on the external SR MOSFET.

After SR MOSFET turns on, a turn-on blanking time T_{B-on} is required to prevent the parasitic ringing from falsely turning off SR MOSFET. During the turn-on blanking time, the turn-off threshold increases to V_{B-off} .

After this, the MK1626 goes into regulation mode. In this phase, MK1626 adjusts the VDS of SR MOSFET to be around V_{DS-reg} until the current through SR MOSFET drops to zero.

8.3.3. Turn-Off Phase

After the turn-on blanking time T_{B-on} , the turn-off threshold is around V_{OFF-th} . With a suitable regulation and turn-off strategy, the MK1626 will not turn-off prematurely, which will not cause the current to conduct for a long time through the body diode of the SR MOSFET.

With an extremely fast 10ns turn-off propagation delay and 2.5A pull-down (sink) current, the MK1626 is rapidly turned off when the current through the external SR MOSFET reaches zero.

After SR MOSFET turns off, a minimum turn-off blanking time T_{B-off} is required, which helps to reduce the chance of false triggering in DCM.

8.3.4. Interlock Function

The MK1626 incorporates an internal interlock logic between the two drivers, which prevents the SR MOSFETs from cross conduction.

The control diagram is shown on Figure 16. When either VGA or VGB is turned on, the other channel gate driver is blanked until channel VGA or VGB is turned off.

After either VGA or VGB is unlocked, the other channel gate driver has to lock until the end of the interlock time (T_d).




Figure16. Internal Interlock Logic Control Diagram

9. Application and Implementation

9.1 Typical Applications




Figure 17. MK1626 Reference Design Circuit

9.2 Design Procedure

9.2.1. Supply Voltage

The supply voltage applied to the controller VCC pin should never exceed the absolute maximum ratings. Higher supply voltages require consideration of chip power dissipation and junction temperature (See Section 10.2.4). In some scenarios where the output bus voltage is high (for example, applications with outputs greater than 36V), a high voltage LDO must be used so that the VCC pin does not exceed the absolute maximum ratings and reduces the power dissipation of the internal LDO.

MK1626 reference design circuit is shown in Figure 17, Connect a low-ESR ceramic decoupling capacitor (C1) between 100 nF and 1 μ F from VCC to GND for stability. The choice of decoupling capacitor voltage rating should also depend on the VCC voltage. Place the capacitor (C1) as close as possible to the MK1626 VCC and GND pins.

9.2.2. Peak Source and Sink Current

In order to reduce the switching losses and stress of the MOSFET, the switching speed of the MOSFET during turn-on and turn-off should be considered. The chip should be able to provide the required peak current for achieving the targeted switching speeds with the targeted power MOSFET. The maximum source and sink currents of the MK1626 have been provided.

For system applications, adding resistors R2 and R4 (such as 1 Ω or 2 Ω) between the gate of MOSFET and the VGA/VGB controls the switching speed of the MOSFET. Add diodes D1 and D2 as well as resistors R1 and R5. Keep the Values of the resistors at 0 Ω to achieve the fastest turn-off time.

9.2.3. Adjusting Voltage Setup

During regulation mode, MK1626 adjusts the VDS of SR MOSFET to be around V_{DS-reg} until the current through the SR MOSFET drops to zero.

In different application systems, V_{DS-reg} is one of the important parameters, which determines the output level of the gate driver. When the current of the MOSFET rises to a higher value, the VDS voltage is less than the V_{DS-reg} voltage. The gate driver charges the gate of the MOSFET until the MOSFET is fully turned on. Therefore, the value of V_{DS-reg} is related to system efficiency.

If really needed, the value of V_{DS-reg} may be slightly fine-tuned by adding resistors R3 and R6 (R_{set}) between the drain of the MOSFET and VDA/VDB. It is approximately calculated based on the below formula. The default value of R3 and R6 is zero ohm.

$$V_{DS-regnew} \approx V_{DS-reg} - (40\mu A \times R_{set})$$

9.2.4. Power Dissipation

The chip power consumption and junction temperature must be considered. The chip will be damaged, if these two parameters are too large. The total power consumption (P_{DIS}) is estimated by the following formula:

$$P_{DIS} = P_{DRV} + P_P$$

The gate power (P_{DRV}) needs to be calculated first. It is calculated based on the formula:

$$P_{DRV} = 2 \times (Q_g - Q_{gd}) \times f_{smax} \times V_{CC}$$

Where ($Q_g - Q_{gd}$) is the total gate charge for SR MOSFET, f_{smax} is the maximum switching frequency, and V_{CC} is the supply voltage. The power consumption P_P (without gate charge) must also be considered.

$$P_P = I_{CC} \times V_{CC}$$

I_{CC} is the normal operating supply current without gate charging. The operating junction temperature (T_{JOP}) at a given ambient temperature (T_A) can be estimated according to the formula:

$$T_{JOP} = \theta_{JA} \times P_{DIS} + T_A$$

θ_{JA} is the junction-to-ambient thermal resistance.

9.2.5. MOSFET Selection

The SR MOSFET voltage stress, without considering the ringing voltages, must be twice of the output voltage. However, due to the switching noises at MOSFET turn off, there is always extra voltage stress. To ensure enough design margin, the selection of VDS voltage rating for MOSFET is important. It is recommended to ensure a margin of at least 3 times the output voltage.

Due to the adjusting voltage threshold and driver ability of the synchronous rectifier controller, the selection of the power MOSFETs is a trade-off between $R_{DS(ON)}$ and Q_g . Choosing the appropriate Q_g value is also very important. A larger Q_g will reduce the opening/closing speed and result in greater switching loss. Therefore, it is necessary to consider the opening/closing speed and switching loss.

MOSFETs with smaller $R_{DS(ON)}$ will touch the adjusting voltage threshold in advance, so that the power MOSFET cannot be fully turned on, so the advantage of the lower $R_{DS(ON)}$ MOSFET is not obvious. It is recommended to calculate the appropriate R_{dson} using the following formula:

$$R_{dson} = \frac{V_{dsreg} * \Pi}{2\sqrt{2} * I_{outmax}}$$

For example, the typical value V_{dsreg} of MK1626 is 25mV. In applications where the maximum output current I_{outmax} is 5A, R_{dson} can be calculated:

$$R_{dson} = \frac{25mV * \Pi}{2\sqrt{2} * 5A} \approx 5.55m\Omega$$

the $R_{DS(ON)}$ of the MOSFET is recommended to be no lower than 5.6m Ω .

10. Power Supply Recommendations

11. Layout

11.1. Layout Guidelines

To achieve high performance of the MK1626, the following layout tips must be followed.

1. Use separate clean traces for VCC and GND pins.
2. At least one low-ESR ceramic bypass capacitor(100nF) must be used. Place the capacitor as close as possible to the MK1626 VCC and GND pins.
3. The GND pin on the ground plane needs to route with a short and wide trace, or use a GND plane underneath the IC connected to the GND pin as well. It results in better heat dissipation.
4. Use separate traces for each source sense pin (VSA/VS_B), and keep the ground and source sense traces separated.
5. Keep the two-channel differential sampling inputs (VDA/VSA, VDB/VS_B) to each of the corresponding MOSFET drain/source pins as short as possible.
6. Keep the loop area of the two-channel differential sampling inputs (VDA/VSA, VDB/VS_B) to each corresponding MOSFET drain/source pins as small as possible.
7. Avoid placing the VDA, VSA, VDB, and VS_B traces close to any other high dV/dT traces that would induce significant noise into the high impedance leads.
8. The trace from the VGA/VGB pin to the gate of the SR MOSFET needs to be as short as possible.

11.2. Layout Example




Figure 18. MK1626 Demo Board Layout (Top Layer)




Figure 19. MK1626 Demo Board Layout (Bottom Layer)




Figure 20. MK1626 Demo Board Schematic

12. Device and Documentation Support

12.1. Device Support

12.2. Documentation Support

12.3. Receiving Notification of Documentation Updates

12.4. Support Resources

12.5. Trademarks

12.6. Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Meraki Integrated recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13. Mechanical, Packaging

13.1. SOP-8 Package Size




Figure 21. SOP-8 Top View




Figure 22. SOP-8 Side View




Figure 23. SOP-8 Side View

SYMBOL	Dimensions In Millimeters	
	MIN	MAX
A	1.30	1.75
A1	0.05	0.25
A2	1.25	1.65
b	0.33	0.51
c	0.20	0.25
D	4.7	5.1
E	5.8	6.2
E1	3.8	4.0
e	1.270(BSC)	
L	0.40	1.27
θ	0°	8°

Note:

- (1) This drawing is subject to change without notice.

13.2. SOP-8 Recommended Land Pattern




Figure 24. Recommended Land Pattern

Notes: (continued)

- (1) All linear dimensions are in millimeters.
- (2) It is recommended that vias under paste be filled, plugged or tented.

13.3. ESOP-8 Package Size




Figure 25. ESOP-8 Top View




Figure 26. ESOP-8 Side View




Figure 27. ESOP-8 Side View

SYMBOL	Dimensions In Millimeters	
	MIN	MAX
A	1.30	1.70
A1	0.00	0.10
A2	1.35	1.55
b	0.33	0.51
c	0.17	0.25
D	4.70	5.10
E	3.80	4.00
E1	5.80	6.20
D1	3.05	3.25
E2	2.16	2.36
e	1.270(BSC)	
L	0.40	1.27
θ	0°	8°

Note:

- (1) This drawing is subject to change without notice

13.4. ESOP-8 Recommended Land Pattern




Figure 28. ESOP-8 Recommended Land Pattern

Notes: (continued)

- (1) All linear dimensions are in millimeters.
- (2) It is recommended that vias under paste be filled, plugged or tented.

14. Reel and Tape Information






Figure 29. Reel Dimensions



Device	Package Type	Pins	SPQ (pcs)	A (mm)	B (mm)	K (mm)	P (mm)	W (mm)	Pin1 Quadrant
MK1626XAB	SOP-8	8	4000	6.5±0.1	5.4±0.1	2.0±0.1	8±0.1	12±0.1	Q1
MK1626XAD	ESOP-8	8	4000	6.5±0.1	5.4±0.1	2.0±0.1	8±0.1	12±0.1	Q1

Figure 30. Tape Dimensions and Quadrant Assignments for PIN 1 Orientation in Tape

15. Tape and Reel Box Dimensions



Device	Package Type	Pins	SPQ (pcs)	Length (mm)	Width (mm)	Height (mm)
MK1626XAB	SOP-8	8	8000	360	360	65
MK1626XAD	ESOP-8	8	8000	360	360	65

Figure 31. Box Dimensions