

## 5-A Peak, High Frequency, Dual Low-Side Driver

## 1. Description

The MD18624-Q1 high-frequency gate driver is designed to drive both low-side N-Channel MOSFETs with maximum control flexibility of independent inputs.

Each channel can source and sink 5A peak current along with rail-to-rail output capability. Less than 10ns rise and fall time with 2.2nF load decrease the switching loss of MOSFET.

MD18624-Q1 has 11ns rising and falling propagation delay which allows the systems operating at high frequency with less delay matching variations. These delays are very suited for applications requiring dual-gate drivers with critical timing, such as synchronous rectifiers. When connecting two channels in parallel to increase current-drive capability, intelligent stack detection circuit is implemented to add extra 5ns dead-time between the two channels to avoid shoot through current without adding external series resistor.

The inputs can handle -10V to 20V PWM, which increases robustness against ringing from gate transformer and/or parasitic inductance of long routing traces. The input PINs thresholds are fixed and independent of the VDD supply voltage. The MD18624-Q1 is offered in SOP-8, EMSOP-8 packages.

# 2. Typical Applications

- Automotive
- Switch-Mode Power Supplies
- Motor Control, Solar Power

#### 3. Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Following Results
  - Device Temperature Grade 1
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C4B
- 4.5V to 26V VDD Operating Range, 28V ABS MAX
- Input Pins Can Tolerate -10V to +26V, and are Independent of Supply Voltage Range
- Operating Switching Frequency up to 1MHz
- 5-A Source and Sink Output Peak Currents
- Less than 10ns Rise and Fall Time with 2.2nF Load.
- Fast Propagation Delay (11ns Typical)
- Excellent Propagation Delay Matching (1ns Typical)
- TTL and CMOS Compatible Inputs
- Symmetrical Undervoltage Lockout for Channel A and Channel B
- Industry-standard-compatible Pinout
- Specified from -40°C to 140°C





Figure 1. Typical Application Diagram



## 4. Order Information

Order Code	Package	Pins	SPQ (pcs)		
MD18624GAA-Q1	SOP-8	8	4000		
MD18624GAE-Q1	EMSOP-8	8	4000		
5. Package Ref	ference and P	in Functions		X	Olli
ENA [	1 O 8 EN	B ENA 1	8 ENB	Ch	

# 5. Package Reference and Pin Functions



Pin #	Name	Description
1	ENA	Enable input for Channel A: ENA biased LOW Disables Channel A output regardless of INA state, ENA biased HIGH or floating Enables Channel A output
2	INA	Input of Channel A
3	GND	Negative supply for the device that is generally grounded. All signals of the device are referenced to this ground
4	INB	Input of Channel B
5	OUTB	Output of Channel B
6	VDD	Positive gate drive supply. Locally decouple to VSS using low ESR/ESL capacitor located as close to the device as possible
7	OUTA	Output of Channel A
8	ENB	Enable input for Channel B: ENB biased LOW Disables Channel B output regardless of INB state, ENB biased HIGH or floating Enables Channel B output



# 6. Absolute Maximum Ratings (1)

Paramete	er	Min	Max	Units
Supply Voltage	VDD	-0.3	28	V
Input Signal	INA, INB, ENA, ENB	-10	28	V
	DC	-0.3	VDD+0.3	V
OUTA, OUTB Voltage	Repetitive pulse ≤ 200ns (2)	-2	VDD+0.3	V
	Repetitive pulse ≤ 100ns (3)	-5	VDD+0.3	V
Operating Junction Temperature (T <sub>J</sub> )		-40	150	°C
Storage Temperature		-65	150	°C

#### Notes:

- (1) Exceeding these ratings may cause permanent damage to the device
- (2) Repetitive pulse ≤200ns. Verified at bench characterization
- (3) Repetitive pulse ≤100ns. Verified at bench characterization

# 7. Recommend Operation Conditions (1)

Paramete	Parameter					
Supply Voltage	VDD	4.5	26	V		
Input Signal	INA, INB, ENA, ENB	-5	26	V		
Operating Junction Temperature (T <sub>J</sub> )		-40	140	°C		

#### Note:

## 8. Thermal Resistance

Package	$oldsymbol{ heta}_{JA}$	θ <sub>JC</sub> (top)	θ <sub>JC</sub> (bottom)	Units
SOP-8	119.8	65.7	N/A	°C/W
EMSOP-8	73.9	69.2	14.4	°C/W

# 9. Esd Ratings

		Value	Units
Electrostatic	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
	Charged device model (CDM), per AEC Q100-011	All Pins ±500	V
discharge V <sub>ESD</sub>	Charged device model (CDIVI), per AEC Q100-011	Corner Pins ±750V	V

#### Note:

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

<sup>(1)</sup> The device is not guaranteed to function outside of its operating conditions.



## 10. Electrical Characteristics

VDD=12V, T<sub>A</sub>=T<sub>J</sub>=-40°C to 140°C, 1uF capacitor from V<sub>DD</sub> to GND. unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Supply Currents						
VDD Start current	I <sub>DD(off)</sub>	VDD = 3.4V INA = INB = VDD VDD = 3.4V	20.7	38.7 38.6	56.6 56.4	uA uA
Inputs(INA, INB, ENA, ENB)		INA = INB = GND				
Input voltage rising threshold	Vith		2	2.15	2.3	V
Input voltage falling threshold	VIIH		1.1	1.25	1.4	V
Input voltage hysteresis	VITHYS		0.7	0.9	1.1	V
Undervoltage Lockout	VIIHYS		0.7	0.3	) 1.1	V
VDD rising threshold	V <sub>DDR</sub>		4.0	4.2	4.4	V
VDD falling threshold	VDDR		3.7	3.9	4.1	V
VDD threshold hysteresis	VDDHYS	1	0.2	0.3	0.4	V
Outputs (OUTA, OUTB)	V DDHYS		0.2	0.5	0.4	V
Sink/Source peak current	I <sub>SNK</sub> /I <sub>SRC</sub>	$C_{LOAD} = 0.22uF, F_{SW} = 1kHz$		±5		А
High output voltage	Vон	I <sub>ОUТ</sub> = -10mA	VDD- 0.02		VDD	V
Low output voltage	Vol	louτ = 10mA			0.01 6	V
Output pullup resistance	Roh	$I_{OUT} = -10mA$	0.5	1	2	Ω
Output pulldown resistance	RoL	I <sub>OUT</sub> = 10mA	0.4	0.8	1.6	Ω
Propagation Delays						
IN to OUT turn-on propagation delay	T <sub>D1</sub>	C <sub>LOAD</sub> =2.2nF, 5V input pulse	5	11	25	ns
IN to OUT turn-off propagation delay	T <sub>D2</sub>	C <sub>LOAD</sub> =2.2nF, 5V input pulse	5	11	25	ns
EN to OUT turn-on propagation delay	T <sub>D3</sub>	C <sub>LOAD</sub> =2.2nF, 5V EN pulse	5	11	25	ns
EN to OUT turn-off propagation delay	T <sub>D4</sub>	C <sub>LOAD</sub> =2.2nF, 5V EN pulse	5	11	25	ns
Delay matching between 2 channels	t <sub>M</sub>	INA = INB, OUTA and OUTB at 50% transition point		1	4	ns
Output Rise and Fall Time						
Rise time	t <sub>R</sub>	C <sub>LOAD</sub> =2.2nF, from 10%		7.6	19	ns
Fall time	t <sub>F</sub>	to 90%		6.2	11	ns
Miscellaneous						
Minimum input pulse width that changes the output				10	20	ns






Figure 2. Timing Diagram

Meraki confidential



## 11. Typical Characteristics

#### VDD=3.4V, CL\_OUTA= CL\_OUTB=470pF




Figure 3. VDD Start Current vs Temperature

# VDD=12V, f<sub>sw</sub>=500kHz, C<sub>L\_OUTA</sub>= C<sub>L\_OUTB</sub>=470pF




Figure 4. Operating Supply Current vs
Temperature
(Outputs Switching)

VDD=12V, C<sub>L\_OUTA</sub>= C<sub>L\_OUTB</sub>=470pF




Figure 5. Operating Supply Current vs
Temperature
(Outputs No Switching)

VDD=12V, C<sub>L\_OUTA</sub>= C<sub>L\_OUTB</sub>=470pF



Figure 6. UVLO Threshold vs Temperature

## VDD=12V, CL\_OUTA= CL\_OUTB=2.2nF



Figure 7. Output Rise Time vs Temperature

VDD=12V, C<sub>L\_OUTA</sub>= C<sub>L\_OUTB</sub>=2.2nF





Figure 8. Output Fall Time vs Temperature









Figure 9. Input to Output Propagation Delays vs VDD Voltage






Figure 11. Enable to Output Propagation
Delays vs VDD Voltage

#### 25°C, C<sub>L\_OUTA</sub>= C<sub>L\_OUTB</sub>=2.2nF




Figure 13. Output Rise time vs VDD Voltage

#### VDD=12V, CL OUTA= CL OUTB=2.2nF




Figure 15. Input Threshold vs Temperature

## VDD=12V, CL\_OUTA= CL\_OUTB=2.2nF




Figure 10. Input to Output Propagation Delay vs Temperature

## VDD=12V, CL\_OUTA= CL\_OUTB=2.2nF




Figure 12. Enable to Output Propagation

Delays vs Temperature

#### 25°C, C<sub>L\_OUTA</sub>= C<sub>L\_OUTB</sub>=2.2nF




Figure 14. Output Fall time vs VDD Voltage

#### VDD=12V, CL OUTA= CL OUTB=2.2nF




Figure 16. Enable Threshold vs Temperature



## 12. Block Diagram




Figure 17. Functional Block Diagram



## 13. Operation

#### 13.1 Overview

MD18624-Q1 is a dual-channel high-speed low-side driver with supporting up to 26V wide supply voltage. Each channel can source and sink 5A peak current along with the minimum propagation delay 11ns from input to output. The 1ns delay matching and 7ns switching time support higher switching frequency and driving capability. The ability to handle -10V DC input increases the noise immunity of driver input stage. The 26V rail-to-tail outputs can drive both MOSFET and IGBT.

#### 13.2 Functional Modes

MD18624-Q1 operates in normal mode and UVLO mode. In the normal mode, the output state is dependent on states of the input pins. See as below:

ENA	ENB	INA	INB	OUTA	OUTB
Н	Н	L	L	L	X
Н	Н	L	Н	L	H
Н	Н	Н	L	Н	L
Н	Н	Н	Н	Н	Н
L	L	Any	Any	OU	L
Any	Any	X <sup>(1)</sup>	X <sup>(1)</sup>	OL.	L
X <sup>(1)</sup>	X <sup>(1)</sup>	L	L()	L	L
X <sup>(1)</sup>	X <sup>(1)</sup>	L	Н	L	Н
X <sup>(1)</sup>	X <sup>(1)</sup>	Н	₹\L	Н	L
X <sup>(1)</sup>	X <sup>(1)</sup>	Н	Н	Н	Н

#### Note:

(1) X = Floating condition



## 13.3 VDD power supply and Undervoltage Lockout (UVLO)

MD18624-Q1 operates with the supply voltage from 4.5V to 26V. This feature makes MD18624-Q1 be capable of driving both MOSFET and IGBT. For the best performance, Using a typical 0.1uF decoupling cap as close as possible between VDD and GND pins of MD18624-Q1. VDD bypass capacitor (1uF to 10uF) in parallel is also recommended to reduce noise ripple during switching.

MD18624-Q1 has internal UVLO protection feature In the VDD supply circuit blocks. When VDD is rising and the voltage is still below UVLO threshold, the outputs 'LOW', regardless of the status of the inputs. The UVLO is typically 4.2V with 0.3V hysteresis. This hysteresis prevents VDD from noise problem.

For example, at powering up, MD18624-Q1 output remains 'LOW' until the VDD voltage reaches the VDD rising threshold regardless of the status of inputs. At powering off, MD18624-Q1 also outputs low after the VDD voltage falls below VDD falling threshold.




Figure 18. MD18624-Q1 operation sequence

## 13.4 Input Function

The input pins of MD18624-Q1 gate-driver device is based on a TTL and CMOS compatible input-threshold logic. That is independent of the VDD supply voltage. With typically high threshold = 2.1 V and typically low threshold = 1.2 V, the logic level thresholds are conveniently driven by PWM control signals derived from 3.3-V and 5-V digital power-controller devices.

When the ENA and ENB pins are in a floating condition, Meraki-IC suggests that the ENA and ENB pins connect to VDD pin by pullup resistor(R1), 10k or 20k as usual.




Figure 19. MD18624-Q1 pullup resistor choice



#### 13.5 Output Stage

The output stage of MD18624-Q1 features the pull up structure with P-MOS and the pull-down structure with N-MOS. P-MOS provides the pull up capability when Input is 'HIGH', and the ROH parameter (see Electrical Characteristics) is a DC measurement which is representative of the on-resistance of the P-Channel device. N-MOS provides the pull-down capability when Input is 'LOW', the ROL parameter (see Electrical Characteristics) is a DC measurement which is representative of the on-resistance of the N-Channel device.




Figure 20. MD18624-Q1 Gate Driver Output Structure

Each output stage in MD18624-Q1 can supply 5-A peak source and 5-A peak sink current pulses. The output voltage swings between VDD and GND providing rail-to-rail operation, thanks to the MOS-output stage which delivers very low drop-out.

The MD18624-Q1 device is particularly suited for dual-polarity, symmetrical drive-gate transformer applications where the primary winding of transformer driven by OUTA and OUTB, with inputs INA and INB being driven complementary to each other. This situation is due to the extremely low drop-out offered by the MOS output stage of MD18624-Q1, both during high (VOH) and low (VOL) states along with the low impedance of the driver output stage, all of which alleviate concerns regarding transformer demagnetization and flux imbalance. The low propagation delays also ensure accurate reset for high-frequency applications.

For applications that have zero voltage switching during power MOSFET turn-on or turn-off interval, the driver supplies high-peak current for fast switching even though the miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before power MOSFET is switched on.

MD18624-Q1 provides excellent output negative voltage handling capability, thanks to its high peak current driving capability and 4kV HBM and 1kV CDM ESD performance.



## 13.6 Output Parallel Capability

The MD18624-Q1 features 1ns (typical) delay matching between dual channels, which enables dual channel outputs be paralleled when the driven power device required higher driving capability. For example, in the secondary of hard switching full bridge converter, there are two or more power MOSFETs in parallel to support high current output capability. The parallel power MOSFETs are preferred to be driven by a common gate control signal. By using MD18624-Q1, the OUTA and OUTB can be connected together to provide the higher driving capability, so does the INA and INB. To support the parallel output, intelligent stack detection is implemented. When two channels are connected together, internal circuit will recognize this parallel application and add extra 5ns dead-time to avoid shoot through.





Figure 21. MD18624-Q1 Parallel Output Structure

Due to the rising and falling threshold mismatch between INA and INB, shoot through current conduction as shown in Figure 21 when directly connecting OUTA and OUTB pins. To avoid the shoot through current, intelligent stack detection is implemented. Extra 5ns dead-time is added between the two channels to cancel the delay between the two channels when slow dv/dt input signals are employed. No extra dead-time is added when the two channels parallel are not detected, so has no influence to propagation delay under normal operation. With the benefit of the intelligent stack detection circuit, MD18624-Q1 can support slow input signal slew rate (20V/us or greater) without external gate resistor in series with OUTA and OUTB, so wider application range and lower BOM count is obtained.



## CH1: IN CH2: OUT

## Single output driving waveform







Figure 22. Turn-on propagation delay

Figure 23. Turn-off propagation delay







Figure 24. Rise time

Figure 25. Fall time

## Dual outputs in parallel driving waveform







Figure 26. Turn-on propagation delay

Figure 27. Turn-off propagation delay






Figure 28. Rise time

Figure 29. Fall time

Chistower



## 14. Application and Implementation

## 14.1 Typical Application




Figure 30. Synchronous Rectification Application




Figure 31. PFC Application

## 14.2 Driver Power Dissipation

Generally, the power dissipated in the MD18624-Q1 depends on the gate charge required of the power device (Qg), switching frequency, and use of external gate resistors. The MD18624-Q1 features very low quiescent currents and internal logic to eliminate any shoot-through in the output driver stage, their effect on the power dissipation within the gate driver is negligible.

When a driver device is tested with a discrete, capacitive load calculating the power that is required from the bias supply is fairly simple. The energy that must be transferred from the bias supply to charge the capacitor is given by Equation 1.

$$E_G = \frac{1}{2} \times C_{LOAD} \times V_{DD}^2 \tag{1}$$

CLOAD is load capacitor

VDD is bias voltage feeding the driver

There is an equal amount of energy dissipated when the capacitor is charged. This leads to a total power loss given by Equation 2.

$$P_G = C_{LOAD} \times V_{DD}^2 \times f_{SW}$$
 (2) where

Fsw is the switching frequency

The switching load presented by a power MOSFET is converted to an equivalent capacitance by examining



the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications that provide the typical and maximum gate charge to switch the device under specified conditions. Using the gate charge Qg, the power that must be dissipated when charging a capacitor is determined which by using the Equation 3 to provide Equation 4 for power:

$$Q_G = C_{LOAD} \times V_{DD} \tag{3}$$

$$P_G = C_{LOAD} \times V_{DD}^2 \times f_{SW} = Q_a \times V_{DD} \times f_{SW} \tag{4}$$

To decrease the stress of MOSFET, adding a gate resistor between output of MD18624-Q1 and gate of MOSFET, and the power loss of resistor is given by Equation 5.

$$P_{SW} = 0.5 \times Q_g \times V_{DD} \times f_{SW} \times \left(\frac{R_{OL}}{R_{OL} + R_{GATE}} + \frac{R_{OH}}{R_{OH} + R_{GATE}}\right) \tag{5}$$

Meraki conflidential



## 15. Layout

#### 15.1 Layout Guidelines

To improve the switching characteristics and efficiency of a design, the following layout rules must be followed.

- 1) Locate the driver close to the MOSFETs.
- 2) Locate the VDD-VSS capacitors close to the driver.
- 3) Connect the VSS pin to thermal pad and use the thermal pad as GND. The GND trace from MD18624-Q1 does directly to the source of the MOSFET, but not be in the high current path of MOSFET source current.
- 4) For system using multiple drivers, the decoupling capacitors need to be located at VDD-VSS for each driver.
- 5) Avoid placing VDD, INA, INB, ENA, ENB trace close to OUTA, OUTB signals or any other high dV/dT traces that can induce significant noise into the high impedance leads.
- 6) Use wide trace for INA, INB, ENA, ENB to decrease the influence of switching ringing made by parasitic inductance.
- 7) For GND, the number of vias must be a consideration of the thermal pad requirements as well as parasitic inductance.

## 15.2 Layout Example




Figure 32. PCB Layout Example for SOP-8 Package





Figure 33. PCB Layout Example with Paralleled Inputs for SOP-8 Package




## 16. Tape and Reel Information

## 16.1 SOP-8



型号规格	A(mm)	B(mm)	W1(mm)	W2Max(mm)	T(mm)	D(mm)
13"-12X100	330	100	12.4	18.4	1.5	270

Figure 34. Reel Dimensions



Device	Package	Pins	SPQ	Α	В	K	Р	W	Pin1
	Type		(pcs)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
MD18624	SOP	8	4000	6.6	5.3	1.9	8.0	12.0	Q1
GAA-Q1									

Figure 35. Tape Dimensions and Quadrant Assignments for PIN 1 Orientation in Tape



## 16.2 EMSOP-8





Figure 36. Reel Dimensions




Device	Package	Pins	SPQ	Α	В	K	Р	W	Pin1
	Type		(pcs)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
MD18624	EMSOP	8	4000	5.4	3.4	1.4	8.0	12.0	Q1
GAE-Q1									

Figure 37. Tape Dimensions and Quadrant Assignments for PIN 1 Orientation in Tape



# 17. Tape and Reel Box Dimensions



Device	Package	Pins	SPQ	Length	Width	Height
	Type		(pcs)	(mm)	(mm)	(mm)
MD18624	SOP-8	8	8000	353	337	60
GAA-Q1				•		
MD18624	EMSOP-8	8	8000	353	337	60
GAE-Q1						


Figure 38. Box Dimensions



## 18. Mechanical Data and Land Pattern Data

## 18.1 SOP-8

#### 18.1.1 Mechanical Data






Figure 39. SOP-8 Top View

Figure 40. SOP-8 Side View





Figure 41. SOP-8 Side View

SYMBOL	Millimeter				
	MIN	NOM	MAX		
A	•	-	1.75		
A1	0.10	-	0.225		
A2	1.30	1.40	1.50		
b	0.39	-	0.47		
С	0.20	-	0.24		
D	4.80	4.90	5.00		
Е	5.80	6.00	6.20		
E1	3.80	3.90	4.00		
е	1.27BSC				
L	0.50	-	0.80		
θ	0°	-	8°		



## 18.1.2 Land Pattern Data






Figure 42. SOP-8 Land Pattern Data

Chexolusia



## 18.2 EMSOP-8

#### 18.2.1 Mechanical Data






Figure 43. EMSOP-8 Top View

Figure 44. EMSOP-8 Side View





Figure 45. EMSOP-8 Side View

	SYMBOL	Millimeter		
	STIVIDOL	MIN	NOM	MAX
	A	•	-	1.10
6,96	A1	0.05	-	0.15
	A2	0.75	0.85	0.95
	b	0.28	-	0.36
	С	0.15	-	0.19
	D	2.90	3.00	3.10
	D1	1.80REF		
	е	0.65BSC		
	Е	2.90	3.00	3.10
	E1	4.70	4.90	5.10
	E2	1.55REF		
	L	0.40	-	0.70
(.0	θ	0°	-	8°
*				



#### 18.2.2 Land Pattern Data






Figure 46. EMSOP-8 Land Pattern Data